TMS320C28341

Manufacturer Part NumberTMS320C28341
DescriptionThe TMS320C2834x (C2834x) Delfino™ microcontroller (MCU) devices build on TI's existing F2833x high-performance floating-point microcontrollers
ManufacturerTexas Instruments
TMS320C28341 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of TMS320C28341

CpuC28xPeak Mmacs200
FpuYesFrequency(mhz)200
Ram(kb)196Emif1 32/16-Bit
Dma(ch)1 6-Ch DMAPwm(ch)12
Cap/qep4/2Mcbsp1
I2c1Uart(sci)3
Spi2Can2
Timers3 32-Bit CPU,1 WDGpio88
Pin/package179BGA MICROSTAR, 256BGAOperating Temperature Range(c)-40 to 105,-40 to 125
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
129
Page 129
130
Page 130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
Page 127/170

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
Table 6-15. STANDBY Mode Timing Requirements
Pulse duration, external
t
w(WAKE-INT)
wake-up signal
(1) QUALSTDBY is a 6-bit field in the LPMCR0 register.
Table 6-16. STANDBY Mode Switching Characteristics
PARAMETER
Delay time, IDLE instruction
t
d(IDLE-XCOL)
executed to XCLKOUT low
Delay time, external wake
t
signal to program execution
d(WAKE-STBY)
(1)
resume
Wake up from SARAM
(1) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake up signal) involves additional latency.
(A)
Device
Status
Flushing Pipeline
Wake-up
Signal
X1/X2 or
X1 or
XCLKIN
XCLKOUT
A.
IDLE instruction is executed to put the device into STANDBY mode.
B.
The PLL block responds to the STANDBY signal. SYSCLKOUT is held for 32 cycles before being turned off. This
delay enables the CPU pipeline and any other pending operations to flush properly. If an access to XINTF is in
progress and its access time is longer than this number then it will fail. It is recommended to enter STANDBY mode
from SARAM without an XINTF access in progress.
C.
Clock to the peripherals are turned off. However, the PLL and watchdog are not shut down. The device is now in
STANDBY mode.
D.
The external wake-up signal is driven active.
E.
After a latency period, the STANDBY mode is exited.
F.
Normal execution resumes. The device will respond to the interrupt (if enabled).
Figure 6-12. STANDBY Entry and Exit Timing Diagram
Copyright © 2009–2011, Texas Instruments Incorporated
focus.ti.com:
TMS320C28346, TMS320C28345, TMS320C28344 TMS320C28343, TMS320C28342, TMS320C28341
TMS320C28346, TMS320C28345, TMS320C28344
TMS320C28343, TMS320C28342, TMS320C28341
TEST CONDITIONS
Without input qualification
(1)
With input qualification
(2 + QUALSTDBY) * t
TEST CONDITIONS
MIN
32t
c(SCO)
Without input qualifier
With input qualifier
(C)
(D)
(B)
STANDBY
STANDBY
t
w(WAKE-INT)
t
t
d(IDLE−XCOL)
Submit Documentation Feedback
SPRS516C – MARCH 2009 – REVISED JULY 2011
MIN
NOM
MAX
UNIT
3t
c(OSCCLK)
cycles
c(OSCCLK)
TYP
MAX
UNIT
45t
cycles
c(SCO)
cycles
100t
c(SCO)
cycles
100t
+ t
c(SCO)
w(WAKE-INT)
(E)
(F)
Normal Execution
d(WAKE-STBY)
Electrical Specifications
127