- Components/
- Special Offers On Request/
- Texas Instruments/
TMS320C28341
TMS320C28341 | |
|---|---|
| Manufacturer Part Number | TMS320C28341 |
| Description | The TMS320C2834x (C2834x) Delfino™ microcontroller (MCU) devices build on TI's existing F2833x high-performance floating-point microcontrollers |
| Manufacturer | Texas Instruments |
| TMS320C28341 datasheets |
|
Availability: In stock
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of TMS320C28341 | |||
|---|---|---|---|
| Cpu | C28x | Peak Mmacs | 200 |
| Fpu | Yes | Frequency(mhz) | 200 |
| Ram(kb) | 196 | Emif | 1 32/16-Bit |
| Dma(ch) | 1 6-Ch DMA | Pwm(ch) | 12 |
| Cap/qep | 4/2 | Mcbsp | 1 |
| I2c | 1 | Uart(sci) | 3 |
| Spi | 2 | Can | 2 |
| Timers | 3 32-Bit CPU,1 WD | Gpio | 88 |
| Pin/package | 179BGA MICROSTAR, 256BGA | Operating Temperature Range(c) | -40 to 105,-40 to 125 |
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
PrevNext
TMS320C28346, TMS320C28345, TMS320C28344
TMS320C28343, TMS320C28342, TMS320C28341
SPRS516C – MARCH 2009 – REVISED JULY 2011
Table 6-17. HALT Mode Timing Requirements
t
Pulse duration, GPIO wake-up signal
w(WAKE-GPIO)
t
Pulse duration, XRS wakeup signal
w(WAKE-XRS)
(1) See
Table 6-10
for an explanation of t
oscst
Table 6-18. HALT Mode Switching Characteristics
PARAMETER
Delay time, IDLE instruction executed to
t
d(IDLE-XCOL)
XCLKOUT low
t
PLL lock-up time
p
Delay time, PLL lock to program execution resume
t
d(WAKE-HALT)
•
Wake up from SARAM
(A)
Device
Status
Flushing Pipeline
GPIOn
X1/X2
or XCLKIN
XCLKOUT
A.
IDLE instruction is executed to put the device into HALT mode.
B.
The PLL block responds to the HALT signal. SYSCLKOUT is held for 32 cycles before oscillator is turned off and the
CLKIN to the core is stopped. This delay enables the CPU pipeline and any other pending operations to flush
properly. If an access to XINTF is in progress and its access time is longer than this number then it will fail. It is
recommended to enter HALT mode from SARAM without an XINTF access in progress.
C.
Clocks to the peripherals are turned off and the PLL is shut down. If a quartz crystal or ceramic resonator is used as
the clock source, the internal oscillator is shut down as well. The device is now in HALT mode and consumes
absolute minimum power.
D.
When the GPIOn pin (used to bring the device out of HALT) is driven low, the oscillator is turned on and the oscillator
wake-up sequence is initiated. The GPIO pin should be driven high only after the oscillator has stabilized. This
enables the provision of a clean clock signal during the PLL lock sequence. Since the falling edge of the GPIO pin
asynchronously begins the wakeup process, care should be taken to maintain a low noise environment prior to
entering and during HALT mode.
E.
The wake-up signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement.
Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wake-up behavior of the
device will not be deterministic and the device may not exit low-power mode for subsequent wake-up pulses.
F.
Once the oscillator has stabilized, the PLL lock sequence is initiated, which takes 2,600 OSCCLK (X1/X2 or X1 or
XCLKIN) cycles.
G.
Clocks to the core and peripherals are enabled. The HALT mode is now exited. The device will respond to the
interrupt (if enabled), after a latency.
H.
Normal operation resumes.
Figure 6-13. HALT Wake-Up Using GPIOn
128
Electrical Specifications
focus.ti.com:
TMS320C28346, TMS320C28345, TMS320C28344 TMS320C28343, TMS320C28342, TMS320C28341
t
.
MIN
32t
c(SCO)
(C)
(E)
(B)
(D)
HALT
HALT
PLL Lock-up Time
Wake-up Latency
t
w(WAKE-GPIO)
Oscillator Start-up Time
t
d(IDLE−XCOL)
Submit Documentation Feedback
www.ti.com
MIN
NOM
MAX
UNIT
(1)
+ 2t
cycles
oscst
c(OSCCLK)
t
+ 8t
cycles
oscst
c(OSCCLK)
TYP
MAX
UNIT
45t
cycles
c(SCO)
2600t
cycles
c(OSCCLK)
35t
cycles
c(SCO)
(H)
(F)
(G)
Normal
Execution
t
d(WAKE−HALT)
t
p
Copyright © 2009–2011, Texas Instruments Incorporated
Related parts for TMS320C28341 | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 TMS320C206PZ |
TMS320C206PZDIGITAL SIGNAL PROCESSORS | Texas Instruments, Inc. |
|
 TMS320C28346 |
The TMS320C2834x (C2834x) Delfino™ microcontroller (MCU) devices build on TI's existing F2833x high-performance floating-point microcontrollers | Texas Instruments |
|
|
TMS320C28345 |
The TMS320C2834x (C2834x) Delfino™ microcontroller (MCU) devices build on TI's existing F2833x high-performance floating-point microcontrollers | Texas Instruments |
|
|
TMS320C28344 |
The TMS320C2834x (C2834x) Delfino™ microcontroller (MCU) devices build on TI's existing F2833x high-performance floating-point microcontrollers | Texas Instruments |
|
|
TMS320C28343 |
The TMS320C2834x (C2834x) Delfino™ microcontroller (MCU) devices build on TI's existing F2833x high-performance floating-point microcontrollers | Texas Instruments |
|
|
TMS320C28342 |
The TMS320C2834x (C2834x) Delfino™ microcontroller (MCU) devices build on TI's existing F2833x high-performance floating-point microcontrollers | Texas Instruments |
|
|
TMS320C206 |
Texas Instruments, Inc. |
|
|
|
TMS320C25FNL33 |
Digital Signal Processors 68-PLCC 0 to 70 | Texas Instruments, Inc. |
|
|
TMS320C2812 |
Texas Instruments |
|
|
|
TMS320C2811 |
Texas Instruments |
|
|
|
TMS320C2810 |
Texas Instruments |
|
|
 TMS320C2802 |
Texas Instruments |
|
|
 TMS320C2801 |
Texas Instruments |
|
|
|
TMS320C25PHL |
Texas Instruments, Inc. | ||
|
TMS320C203PZ80 |
Texas Instruments, Inc. | ||
