IR22771S International Rectifier, IR22771S Datasheet
IR22771S
Specifications of IR22771S
Related parts for IR22771S
IR22771S Summary of contents
Page 1
... Also a fast over current signal is provided for IGBT protection. Typical Connection (Please refer to Lead Assignments for correct pin configuration. This diagram shows electrical connections only) 1 Data Sheet No. PD60234 revB IR22771S/IR21771S(PbF) Product Summary V (max) IR22771 OFFSET IR21771 V range in Bootstrap supply range Floating channel quiescent ...
Page 2
... PWM Output OC Over Current Output Voltage Ambient Temperature T A Note 1: Shorted Note 2: Pull-Up Resistor IR22771S/IR21771S(PbF) ; all currents are defined positive into any lead. The Thermal Resistance and Power SS Definition IR22771 IR21771 Definition - IR22771 IR21771 Min. ...
Page 3
... I G0, G1 pull-up Current pu |V Over Current Activation Threshold | octh R SYNC to V internal pull-down Sync SS R Over Current On Resistance onOC Figure 1: Sync input thresholds 3 IR22771S/IR21771S(PbF in+ in Min Typ 1 IR22771 IR21771 Min Typ 250 -250 2.2 0.2 -18 -20 300 6 25 SYNC ...
Page 4
... PO On Resistance onPO Note1: Refer to PO output description for channels definition 4 Min -50 -10 -38 ) rejection S 0 Figure 3: PO and OC open collector circuit IR22771S/IR21771S(PbF) Typ Max Units Conditions R f sync threshold Ext supply=5V (See Figure 6) µV/°C TBD f sync 10 mV See Figure 6 -40 ...
Page 5
... De-bounce time of OC dOCon T Time to reset OC forcing PO OCoff MD Measure Delay Step response (max time to reach SR steady state) Note 1: negative logic, see fig page 7 Note 2: Cload < avoids overshoot 5 IR22771S/IR21771S(PbF) Min Typ Max ⋅ fsync fsync 1 ⋅ 4 fsync ...
Page 6
... V max min SYNC PO V max min SYNC 20% Figure 6: ∆offset between two consecutive samples measured IR22771S/IR21771S(PbF) SR (PO full response time) Figure 5: PO timing diagram G *V POs1 P POs0 20% 20 POs POs1 POs0 MD Supply=5V Vth=2.75V ...
Page 7
... PWM output (open drain) 8 Sync DSP synchronization signal connection connection 11 G0 Integrator gain lsb Integrator gain msb High side return Negative sense input IN Positive sense input IN High side supply B 7 IR22771S/IR21771S(PbF) SOIC16WB Description www.irf.com ...
Page 8
... Timing and logic state diagrams description ** See OC and PO detailed descriptions below in this document Functional block diagram 8 IR22771S/IR21771S(PbF) www.irf.com ...
Page 9
... PO duty cycle (D ) swings between 10% and 30%. n Zero input voltage corresponds to 20% duty cycle. 9 IR22771S/IR21771S(PbF) A residual offset can be read in PO duty cycle according to V characteristics). According to Figure 8, it can be assumed that odd cycles are represented by SYNC at high level (channel 1) and even cycles represented by SYNC at low level (channel 2) ...
Page 10
... Triangular SYNC ( off_cycle1 T cycle1 off _ cycle cycle 1 High voltage V IN+ V IN- 10 IR22771S/IR21771S(PbF) Cycle 2 T off_cycle2 T T cycle2 off_cycle3 off _ cycle cycle 2 Figure 8: PO Duty Cycle Low voltage Over current detection Figure 9: Over current block diagram ...
Page 11
... Figure 11: PO Duty Cycle (D 11 IR22771S/IR21771S(PbF) 1.5 Filter AC characteristic IR21771/22771 signal path can be considered as composed by three stages in series (see Figure 13). The first two stages perform the filtering action. Stage 1 (input filter) implements the filtering action originating the transfer function shown in Figure 14. ...
Page 12
... The following timing diagrams show the principle of odd harmonics cancellation (Figure 15), in which SYNC2 allows the sampling of stage 1 output during odd harmonic zero crossings. 12 IR22771S/IR21771S(PbF) Figure 13: Simplified block diagram Odd harmonic cancellation using SYNC2 (i.e. 90 degrees shifted SYNC signal) signal will introduce Tsync/4 additional propagation delay. ...
Page 13
... G1 must be connected according to SYNC frequency as shown in Table 1. A too small time constant may saturate the internal integrator, while a large time constant may reduce accuracy. 13 IR22771S/IR21771S(PbF) reduced by half allowing zeroes to be put at f multiples (i.e. even and odd harmonics cancellation, no more computational effort needed by the controller). ...
Page 14
... Sizing tips 2.1 Bootstrap supply The V voltage provides the supply to the high BS1,2,3 side drivers circuitry of the IR22771S/IR21771S. V supply sit on top of the must be floating. The bootstrap method to generate V be used with IR22771S/IR21771S current sensors. The bootstrap supply is formed by a diode and a capacitor connected as in Figure 16 ...
Page 15
... V 3 PCB LAYOUT TIPS 3.1 Distance from voltage The IR22771S/IR21771S package (wide body) maximizes the distance between floating (from DC- to DC+) and low voltage pins (V recommended to place components tied to floating voltage in the respective high voltage portions of the ...
Page 16
... Case Outline WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 16 IR22771S/IR21771S(PbF) This part has been qualified for the Industrial Market Data and specifications subject to change without notice. 8/17/2005 www.irf.com ...