ETC5067D STMicroelectronics, ETC5067D Datasheet

no-image

ETC5067D

Manufacturer Part Number
ETC5067D
Description
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ETC5067D
Manufacturer:
STM
Quantity:
2 561
Part Number:
ETC5067D
Manufacturer:
ST
0
Part Number:
ETC5067D
Manufacturer:
ST
Quantity:
20 000
Part Number:
ETC5067D+
Manufacturer:
ST
0
Part Number:
ETC5067D/C
Manufacturer:
ST
0
Part Number:
ETC5067D/C
Manufacturer:
ST
Quantity:
20 000
Part Number:
ETC5067D/C013TR
Manufacturer:
ST
0
Part Number:
ETC5067D/C013TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
ETC5067D013TR
Manufacturer:
ST
Quantity:
2 600
November 1994
.
.
.
.
.
.
.
.
.
.
.
.
DESCRIPTION
The ETC5064 ( -law), ETC5067 (A-law) are mono-
lithic PCM CODEC/FILTERS utilizing the A/D and
D/A conversion architectureshown in the Block Dia-
grams and a serial PCM interface. The devices are
fabricated using double-poly CMOS process.
Similar to the ETC505X family, these devices fea-
ture an additional Receive Power Amplifier to pro-
vide push-pull balanced output drive capability. The
receive gain can be adjusted by means of two ex-
ternal resistors for an output level of up to
across a balanced 600
Also included is an Analog Loopback switch and
TS
COMPLETE CODEC AND FILTERING SYS-
TEM INCLUDING :
A-LAW ETC5067
MEETS OR EXCEEDS ALL D3/D4 AND CCITT
SPECIFICATIONS.
LOW OPERATING POWER-TYPICALLY 70 mW
POWER-DOWN STANDBY MODE-TYPICALLY
3 mW
AUTOMATIC POWER DOWN
TTL OR CMOS COMPATIBLE DIGITAL INTER-
FACES
MAXIMIZES LINE INTERFACE CARD CIR-
CUIT DENSITY
0 C TO 70 C OPERATION: ETC5064/67
–40 C TO 85 C OPERATION: ETC5064-X/67-X
X
-
-
-
-
-
-
-
-
-LAW ETC5064
5 V OPERATION.
output.
Transmit high-pass and low-pass filtering.
Receive low-pass filter with sin x/x correction.
Active RC noise filter.
CODER.
Internal precision voltage reference.
Serial I/O interface.
Internal auto-zero circuitry.
Receive push-pull power amplifiers.
-law or A-law compatible CODER and DE-
SERIAL INTERFACE CODEC/FILTER WITH RECEIVE
load.
6.6 V
ORDERING NUMBERS:
ORDERING NUMBERS:
ORDERING NUMBERS:
POWER AMPLIFIER
ETC5064/64-X
ETC5067/67-X
ETC5064FN
ETC5064FN-X
ETC5067FN
ETC5067FN-X
(Plastic) N
ETC5064D
ETC5064D-X
ETC5067D
ETC5067D-X
ETC5064N
ETC5064N-X
ETC5067N
ETC5067N-X
PL CC20
DIP20
SO 20
FN
D
1/18

Related parts for ETC5067D

ETC5067D Summary of contents

Page 1

... Also included is an Analog Loopback switch and TS output. X November 1994 ETC5064/64-X ETC5067/67-X POWER AMPLIFIER DIP20 (Plastic) N ORDERING NUMBERS: ETC5064N ETC5064N-X ETC5067N ETC5067N-X PL CC20 ORDERING NUMBERS: ETC5064FN ETC5064FN-X ETC5067FN ETC5067FN ORDERING NUMBERS: 6.6 V ETC5064D ETC5064D-X ETC5067D ETC5067D 1/18 ...

Page 2

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X PIN CONNECTIONS (Top views) DIP20 & SO20 BLOCK DIAGRAM (ETC5064 - ETC5064-X - ETC5067 - ETC5067-X) 2/18 PLCC20 ...

Page 3

PIN DESCRIPTION Pi n Name N Type (*) + VPO O 1 GNDA GND 2 - VPO O 3 VPI BCLK ...

Page 4

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X FUNCTIONAL DESCRIPTION POWER-UP When power is first applied, power-on reset circuitry initializes the device and places it into the power- down mode. All non-essential circuits are deacti- vated and the D and VF ...

Page 5

For 64 kHz operation, the frame sync pulses must be kept low for a minimum of 160 ns (see Fig 1). The D TRI-STATE output X buffer is enabled with the rising edge of FS rising ...

Page 6

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X ELECTRICAL OPERATING CHARACTERISTICS V = 5.0V 5 -5V 5%, GNDA = 0V otherwise noted; typical characteristics specified at V enced to GNDA. DIGITAL INTERFACE (All devices) Symbol V ...

Page 7

ELECTRICAL OPERATING CHARACTERISTICS (Continued) ANALOG INTERFACE WITH POWER AMPLIFIERS (all devices) Symbol IPI Input Leakage Current (– 1.0 V RIPI Input Resistance (– 1.0 VIOS Input Offset Voltage ROP Output Resistance (inverting unity–gain at VPO F Unity–gain Bandwidth, Open Loop ...

Page 8

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X All TIMING SPECIFICATIONS Symbol 1/t Frequency of master clocks PM MCLK and MCLK X R Depends on the device used and the BCLK /CLKSEL Pin R t Width of Master Clock High WMH ...

Page 9

Figure 2 : Short Frame Sync Timing. ETC5064 - ETC5064-X - ETC5067 - ETC5067-X 9/18 ...

Page 10

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X Figure 3 : Long Frame Sync Timing. 10/18 ...

Page 11

TRANSMISSION CHARACTERISTICS (all devices (ETC5064-X/67- GNDA = 0V 1.02kHz 0dBm0 transmit input amplifier connected forunity–gainnon–inverting.(unless IN otherwise specified). AMPLITUDE RESPONSE Symbo l Absolute Levels - Nominal 0 ...

Page 12

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X TRANSMISSION CHARACTERISTICS (continued). ENVELOPE DELAY DISTORTION WITH FREQUENCY Symbol D Transmit Delay, Absolute (f = 1600 Hz Transmit Delay, Relative 500 Hz-600 600 ...

Page 13

TRANSMISSION CHARACTERISTICS (continued). DISTORTION Symbol STD Signal to Total Distortion (sinusoidal test method STD Transmit or Receive Half-channel R Level = 3.0 dBm0 = 0 dBm0 to – 30 dBm0 = – 40 dBm0 = – 55 dBm0 ...

Page 14

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X APPLICATION INFORMATION POWER SUPPLIES While the pins at the ETC506X family are well pro- tected against electrical misure recommended that the standard CMOS practice be followed, en- suring that ground is ...

Page 15

SO20 PACKAGE MECHANICAL DATA DIM. MIN 0 0. 7 ETC5064 - ETC5064-X - ETC5067 - ETC5067-X mm TYP. MAX. MIN. 2.65 ...

Page 16

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X PLCC20 PACKAGE MECHANICAL DATA DIM. MIN. A 9.78 B 8. 16/18 mm TYP. MAX. MIN. 10.03 0.385 9.04 0.350 4.57 0.165 ...

Page 17

DIP20 PACKAGE MECHANICAL DATA DIM. MIN. a1 0.254 B 1. ETC5064 - ETC5064-X - ETC5067 - ETC5067-X mm TYP. MAX. MIN. 0.010 1.65 0.055 0.45 0.25 25.4 8.5 2.54 22.86 ...

Page 18

ETC5064 - ETC5064-X - ETC5067 - ETC5067-X Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of ...

Related keywords