LM8333GGR8 National Semiconductor, LM8333GGR8 Datasheet
LM8333GGR8
Available stocks
Related parts for LM8333GGR8
LM8333GGR8 Summary of contents
Page 1
... I/O, or host activity. 4.0 Block Diagram I2C ® registered trademark of Phillips Corporation. © 2007 National Semiconductor Corporation The device is packaged in a 32–pin Leadless Leadframe package (LLP) and a 49-pin MICRO-ARRAY . Both are chip- scale packages. 2.0 Features ■ ...
Page 2
... Ordering Information NSID Spec. LM8333FLQ8X NOPB LM8333FLQ8Y NOPB LM8333GGR8 NOPB NOPB = No PB (No Lead) 6.0 Pin Assignments www.national.com No. of Pins Package Type Temperature 32 LLP − 85°C 32 LLP − 85°C 49 Micro-array − 85°C Top View Leadless Leadframe Package See NS Package Number LQA32A ...
Page 3
General Description ......................................................................................................................... 1 2.0 Features ........................................................................................................................................ 1 3.0 Applications .................................................................................................................................... 1 4.0 Block Diagram ................................................................................................................................ 1 5.0 Ordering Information ........................................................................................................................ 2 6.0 Pin Assignments ............................................................................................................................. 2 7.0 Signal Descriptions .......................................................................................................................... 4 8.0 Typical Application ........................................................................................................................... 5 8.1 FEATURES ...
Page 4
Signal Descriptions Name 32 Pins WAKE_IN0 29 WAKE_IN1 30 WAKE_IN2 27 WAKE_IN3 28 WAKE_IN4 31 WAKE_IN5 32 WAKE_IN6 1 WAKE_IN7 2 K_OUT0 21 K_OUT1 22 K_OUT2 23 K_OUT3 24 K_OUT4 3 K_OUT5 4 K_OUT6 5 K_OUT7 6 GEN_IO_0 12 ...
Page 5
Typical Application 8.1 FEATURES The following features are supported: • standard keys. • 8 special function keys (SF keys) with wake-up capability by forcing a WAKE_INx pin to ground. Pressing a SF key overrides any other ...
Page 6
Halt mode. It will respond with a negative acknowledgement, and the host should then repeat the cycle. The LM8333 will be prevented from entering Halt mode if it shares the bus ...
Page 7
Event Number Event Code 1 0xF1 2 0xB6 3 0x71 4 0x36 5 0xB4 6 0x34 7 0x91 8 0x00 FIGURE 2. Example Event Codes Loaded in FIFO Buffer 9.2 I/O EXPANSION In addition to keypad scanning, the LM8333 supports ...
Page 8
OUT_DIR Bit PWM_DIR Bit 9.2.2 General-Purpose I/O (GPIO) Figure 5 shows the commands to write, read and control the general-purpose I/O port pins, GEN_IO_0, GEN_IO_1, GEN_IO_2, and GEN_IO_3. Table 4 shows the pin configuration for all ...
Page 9
TABLE 5. Interface Commands for Controlling the LM8333 Function Cmd Dir R FIFO_READ 0x20 RPT_FIFO_READ 0x21 R W DEBOUNCE 0x22 GEN_IO_IN 0x30 R GEN_IO_OUT 0x31 W W GEN_IO_DIR 0x32 PWM_HI 0x40 W PWM_LO 0x41 W W PWM_CTL 0x42 READ_INT 0xD0 ...
Page 10
Every transfer is preceded by a Start condition ( Re- peated Start condition (RS). The latter occurs when a com- mand follows immediately upon another command without an intervening Stop condition (P). A Stop condition indicates the end ...
Page 11
WAKE-UP FROM HALT MODE Any bus transaction initiated by the host may encounter the LM8333 device in Halt mode or busy with processing data, such as controlling the FIFO buffer or executing interrupt ser- vice routines. Figure 10 shows ...
Page 12
Bit Description FIFOOVR Key event occurred while the FIFO was full. NOINT Interrupt deasserted before it could be serviced. KEYOVR More than two keys were pressed simultaneously. CMDUNK Not a valid command. CMDOVR Command received before it could be accepted, ...
Page 13
COMMAND EXECUTION SUMMARY • With the interrupt, status, and error codes, the LM8333 provides the features needed to support a reliable key- scan functionality. • key-scan events can be stored in an internal FIFO buffer. The ...
Page 14
... Absolute Maximum Ratings 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage at Any Pin Maximum Input Current Without Latchup 12.0 DC Electrical Characteristics ≤ ≤ (Temperature: -40°C TA +85°C) Data sheet specification limits are guaranteed by design, test, or statistical analysis. ...
Page 15
AC Electrical Characteristics ≤ ≤ (Temperature: -40°C TA +85°C) Data sheet specification limits are guaranteed by design, test, or statistical analysis. Symbol Parameter Internal Oscillator System Oscillator (mclk) System Oscillator and Internal Frequency Variation Input Pulse Width Low Input ...
Page 16
FIGURE 12. ACCESS.bus Start and Stop Condition Timing www.national.com 16 20210614 ...
Page 17
... Physical Dimensions Order Number LM8333FLQ8X or LM8333FLQ8Y inches (millimeters) unless otherwise noted Leadless Leadframe Package NS Package Number LQA32A Micro Array Package Order Number LM8333GGR8 NS Package Number GRA49A 17 www.national.com ...
Page 18
... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...