PIC16F688

Manufacturer Part NumberPIC16F688
ManufacturerMicrochip Technology Inc.
PIC16F688 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
Page 117/202:

TIME-OUT SEQUENCE

Download datasheet (4Mb)Embed
PrevNext
11.2.5

TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first,
PWRT time-out is invoked after POR has expired, then
OST is activated after the PWRT time-out has expired.
The total time-out will vary based on oscillator configu-
ration and PWRTE bit status. For example, in EC mode
with PWRTE bit erased (PWRT disabled), there will be
no time-out at all. Figure 11.2.1, Figure 11-5 and
Figure 11-6 depict time-out sequences. The device can
execute code from the INTOSC while OST is active by
enabling Two-Speed Start-up or Fail-Safe Monitor (see
Section 3.7.2 “Two-Speed Start-up Sequence” and
Section 3.8 “Fail-Safe Clock Monitor”).
Since the time-outs occur from the POR pulse, if MCLR
is kept low long enough, the time-outs will expire. Then,
bringing MCLR high will begin execution immediately
(see Figure 11-5). This is useful for testing purposes or
to synchronize more than one PIC16F688 device
operating in parallel.
Table 11-5 shows the Reset conditions for some
special registers, while Table 11-4 shows the Reset
conditions for all the registers.
TABLE 11-1:
TIME-OUT IN VARIOUS SITUATIONS
Oscillator Configuration
PWRTE = 0
XT, HS, LP
T
PWRT
• T
RC, EC, INTOSC
T
PWRT
TABLE 11-2:
PCON BITS AND THEIR SIGNIFICANCE
POR
BOR
TO
PD
0
u
1
1
1
0
1
1
u
u
0
u
u
u
0
0
u
u
u
u
u
u
1
0
Legend: u = unchanged, x = unknown
TABLE 11-3:
SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET
Name
Bit 9
Bit 8
Bit 7
(2)
CONFIG
BOREN1 BOREN0
CPD
PCON
STATUS
IRP
Legend:
u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition. Shaded cells are not used by BOR.
Note
1:
Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
2:
See Configuration Word register (Register 11-1) for operation of all register bits.
© 2007 Microchip Technology Inc.
11.2.6
POWER CONTROL (PCON)
REGISTER
The Power Control (PCON) register (address 8Eh) has
two Status bits to indicate what type of Reset that last
occurred.
Bit 0 is BOR (Brown-out). BOR is unknown on
Power-on Reset. It must then be set by the user and
checked on subsequent Resets to see if BOR = 0,
indicating that a Brown-out has occurred. The BOR
Status bit is a “don’t care” and is not necessarily
predictable if the brown-out circuit is disabled
(BOREN<1:0>
register).
Bit 1 is POR (Power-on Reset). It is a ‘0’ on Power-on
Reset and unaffected otherwise. The user must write a
‘1’ to this bit following a Power-on Reset. On a
subsequent Reset, if POR is ‘0’, it will indicate that a
Power-on Reset has occurred (i.e., V
gone too low).
For more information, see Section 4.2.4 “Ultra
Low-Power
“Brown-Out Reset (BOR)”.
Power-up
Brown-out Reset
PWRTE = 1
PWRTE = 0
+ 1024
1024 • T
T
+ 1024
OSC
PWRT
• T
OSC
OSC
T
PWRT
Condition
Power-on Reset
Brown-out Reset
WDT Reset
WDT Wake-up
MCLR Reset during normal operation
MCLR Reset during Sleep
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
CP
MCLRE
PWRTE
WDTE
FOSC2
ULPWUE SBOREN
RP1
RP0
TO
PD
Z
PIC16F688
= 00 in the Configuration Word
may have
DD
Wake-up”
and
Section 11.2.4
Wake-up
from Sleep
PWRTE = 1
1024 • T
1024 • T
OSC
OSC
Value on
Value on
Bit 1
Bit 0
all other
POR, BOR
(1)
Resets
FOSC1
FOSC0
POR
BOR
--01 --qq
--0u --uu
DC
C
0001 1xxx
000q quuu
DS41203D-page 115