PIC16F688

Manufacturer Part NumberPIC16F688
ManufacturerMicrochip Technology Inc.
PIC16F688 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
Page 42/202

Download datasheet (4Mb)Embed
PrevNext
PIC16F688
4.2.5.6
RA5/T1CKI/OSC1/CLKIN
Figure 4-6 shows the diagram for this pin. The RA5 pin
is configurable to function as one of the following:
• a general purpose I/O
• a Timer1 clock input
• a crystal/resonator connection
• a clock input
DS41203C-page 40
FIGURE 4-6:
BLOCK DIAGRAM OF RA5
INTOSC
Mode
TMR1LPEN
Data Bus
D
Q
WR
CK
Q
WPUA
RAPU
RD
WPUA
Oscillator
Circuit
OSC2
D
Q
WR
CK
Q
PORTA
D
Q
WR
CK
Q
TRISA
INTOSC
RD
Mode
TRISA
RD
PORTA
D
Q
Q
D
WR
CK
Q
IOCA
EN
RD
IOCA
Q
D
EN
Interrupt-on-
change
RD PORTA
To Timer1 or CLKGEN
Note 1:
Timer1 LP oscillator enabled.
2: When using Timer1 with LP oscillator, the
Schmitt Trigger is bypassed.
© 2007 Microchip Technology Inc.
(1)
V
DD
Weak
V
DD
I/O pin
V
SS
(2)
Q3