PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 120/228

Download datasheet (5Mb)Embed
PrevNext
PIC16F87/88
12.2
Selecting the A/D Conversion
Clock
The A/D conversion time per bit is defined as T
A/D conversion requires 9.0 T
per 10-bit conversion.
AD
The source of the A/D conversion clock is software
selectable. The seven possible options for T
• 2 T
OSC
• 4 T
OSC
• 8 T
OSC
• 16 T
OSC
• 32 T
OSC
• 64 T
OSC
• Internal A/D module RC oscillator (2-6 s)
For correct A/D conversions, the A/D conversion clock
(T
) must be selected to ensure a minimum T
AD
as small as possible, but no less than 1.6 s and not
greater than 6.4 s.
Table 12-1 shows the resultant T
times derived from
AD
the device operating frequencies and the A/D clock
source selected.
TABLE 12-1:
T
vs. MAXIMUM DEVICE OPERATING FREQUENCIES – STANDARD DEVICES (C)
AD
AD Clock Source (T
Operation
ADCS<2>
2 T
OSC
4 T
OSC
8 T
OSC
16 T
OSC
32 T
OSC
64 T
OSC
(1,2,3)
RC
Note 1:
The RC source has a typical T
2:
When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only
recommended for Sleep operation.
3:
For extended voltage devices (LF), please refer to Section 18.0 “Electrical Characteristics”.
DS30487C-page 118
12.3
Operation in Power-Managed
Modes
. The
The selection of the automatic acquisition time and
AD
A/D conversion clock is determined in part by the clock
source and frequency while in a power-managed
are:
mode.
AD
If the A/D is expected to operate while the device is in
a power-managed mode, the ADCS2:ADCS0 bits in
ADCON0 and ADCON1 should be updated in accor-
dance with the power-managed mode clock that will be
used. After the power-managed mode is entered
(either of the power-managed Run modes), an A/D
acquisition or conversion may be started. Once an
acquisition or conversion is started, the device should
continue to be clocked by the same power-managed
mode clock source until the conversion has been
time
AD
completed.
If the power-managed mode clock frequency is less
than 1 MHz, the A/D RC clock source should be
selected.
)
AD
ADCS<1:0>
0
00
1
00
0
01
1
01
0
10
1
10
x
11
time of 4 s, but can vary between 2-6 s.
AD
Maximum Device Frequency
Max.
1.25 MHz
2.5 MHz
5 MHz
10 MHz
20 MHz
20 MHz
(Note 1)
 2005 Microchip Technology Inc.