PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 136/228:

Time-out Sequence

Download datasheet (5Mb)Embed
PrevNext
PIC16F87/88
15.8

Time-out Sequence

On power-up, the time-out sequence is as follows: the
PWRT delay starts (if enabled) when a POR occurs.
Then, OST starts counting 1024 oscillator cycles when
PWRT ends (LP, XT, HS). When the OST ends, the
device comes out of Reset.
If MCLR is kept low long enough, all delays will expire.
Bringing MCLR high will begin execution immediately.
This is useful for testing purposes, or to synchronize
more than one PIC16F87/88 device operating in
parallel.
Table 15-3 shows the Reset conditions for the
STATUS, PCON and PC registers, while Table 15-4
shows the Reset conditions for all the registers.
TABLE 15-1:
TIME-OUT IN VARIOUS SITUATIONS
Power-up
Oscillator
Configuration
PWRTE = 0
XT, HS, LP
T
+ 1024 • T
PWRT
OSC
EXTRC, INTRC
T
PWRT
T1OSC
Note 1:
CPU start-up is always invoked on POR, BOR and wake-up from Sleep. The 5-10 s delay is based on a
1 MHz system clock.
TABLE 15-2:
STATUS BITS AND THEIR SIGNIFICANCE
POR
BOR
TO
0
x
1
0
x
0
0
x
x
1
0
1
1
1
0
1
1
0
1
1
u
1
1
1
Legend: u = unchanged, x = unknown
DS30487C-page 134
15.9
Power Control/Status Register
(PCON)
The Power Control/Status Register, PCON, has two
bits to indicate the type of Reset that last occurred.
Bit 0 is Brown-out Reset Status bit, BOR. Bit BOR is
unknown on a Power-on Reset. It must then be set by
the user and checked on subsequent Resets to see if
bit BOR cleared, indicating a Brown-out Reset
occurred. When the Brown-out Reset is disabled, the
state of the BOR bit is unpredictable.
Bit 1 is POR (Power-on Reset Status bit). It is cleared
on a Power-on Reset and unaffected otherwise. The
user must set this bit following a Power-on Reset.
Brown-out Reset
PWRTE = 1
PWRTE = 0
1024 • T
T
+ 1024 • T
OSC
PWRT
OSC
(1)
5-10 s
T
PWRT
PD
Power-on Reset
1
Illegal, TO is set on POR
x
Illegal, PD is set on POR
0
Brown-out Reset
1
WDT Reset
1
WDT Wake-up
0
MCLR Reset during Normal Operation
u
MCLR Reset during Sleep or Interrupt Wake-up from Sleep
0
Wake-up from
Sleep
PWRTE = 1
1024 • T
1024 • T
OSC
OSC
(1)
(1)
5-10 s
5-10 s
(1)
5-10 s
 2005 Microchip Technology Inc.