PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 141
142
Page 142
143
Page 143
144
Page 144
145
Page 145
146
Page 146
147
Page 147
148
Page 148
149
Page 149
150
Page 150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 143/228:

Watchdog Timer (WDT)

Download datasheet (5Mb)Embed
PrevNext
15.12 Watchdog Timer (WDT)
For PIC16F87/88 devices, the WDT has been modified
from previous PIC16 devices. The new WDT is code
and functionally backward compatible with previous
PIC16 WDT modules and allows the user to have a
scaler value for the WDT and TMR0 at the same time.
In addition, the WDT time-out value can be extended to
268 seconds, using the prescaler with the postscaler
when PSA is set to ‘1’.
15.12.1
WDT OSCILLATOR
The WDT derives its time base from the 31.25 kHz
INTRC. The value of WDTCON is ‘---0 1000’ on all
Resets. This gives a nominal time base of 16.38 ms,
which is compatible with the time base generated with
previous PIC16 microcontroller versions.
Note:
When the OST is invoked, the WDT is held
in Reset because the WDT ripple counter
is used by the OST to perform the oscilla-
tor delay count. When the OST count has
expired, the WDT will begin counting (if
enabled).
FIGURE 15-8:
WATCHDOG TIMER BLOCK DIAGRAM
16-bit Programmable Prescaler WDT
31.25 kHz
INTRC Clock
WDTEN from Configuration Word 1
SWDTEN from WDTCON
TABLE 15-5:
PRESCALER/POSTSCALER BIT STATUS
Conditions
WDTEN = 0
CLRWDT command
Oscillator fail detected
Exit Sleep + System Clock = T1OSC, EXTRC, INTRC, ECIO
Exit Sleep + System Clock = XT, HS, LP
 2005 Microchip Technology Inc.
A new prescaler has been added to the path between
the internal RC and the multiplexors used to select the
path for the WDT. This prescaler is 16 bits and can be
programmed to divide the internal RC by 32 to 65536,
giving the time base used for the WDT a nominal range
of 1 ms to 2.097s.
15.12.2
WDT CONTROL
The WDTEN bit is located in Configuration Word 1 and
when this bit is set, the WDT runs continuously.
The SWDTEN bit is in the WDTCON register. When the
WDTEN bit in the Configuration Word 1 register is set,
the SWDTEN bit has no effect. If WDTEN is clear, then
the SWDTEN bit can be used to enable and disable the
WDT. Setting the bit will enable it and clearing the bit
will disable it.
The PSA and PS<2:0> bits (OPTION_REG register)
have the same function as in previous versions of the
PIC16 family of microcontrollers.
From TMR0 Clock Source
0
1
PSA
WDTPS<3:0>
Prescaler
Cleared
Cleared at end of OST
PIC16F87/88
Postscaler
8
PS<2:0>
To TMR0
1
0
PSA
WDT Time-out
Postscaler (PSA = 1)
Cleared
Cleared at end of OST
DS30487C-page 141