PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 17/228

Download datasheet (5Mb)Embed
PrevNext
TABLE 2-1:
SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
Address
Name
Bit 7
Bit 6
Bank 1
(2)
80h
INDF
Addressing this location uses contents of FSR to address data memory (not a physical register)
81h
OPTION_REG
RBPU
INTEDG
(2)
82h
PCL
Program Counter (PC) Least Significant Byte
(2)
83h
STATUS
IRP
RP1
(2)
84h
FSR
Indirect Data Memory Address Pointer
85h
TRISA
TRISA7
TRISA6
86h
TRISB
PORTB Data Direction Register
87h
Unimplemented
88h
Unimplemented
89h
Unimplemented
(1,2)
8Ah
PCLATH
(2)
8Bh
INTCON
GIE
PEIE
(4)
8Ch
PIE1
ADIE
8Dh
PIE2
OSFIE
CMIE
8Eh
PCON
8Fh
OSCCON
IRCF2
90h
OSCTUNE
91h
Unimplemented
92h
PR2
Timer2 Period Register
93h
SSPADD
Synchronous Serial Port (I
94h
SSPSTAT
SMP
CKE
95h
Unimplemented
96h
Unimplemented
97h
Unimplemented
98h
TXSTA
CSRC
TX9
99h
SPBRG
Baud Rate Generator Register
9Ah
Unimplemented
(4)
9Bh
ANSEL
ANS6
9Ch
CMCON
C2OUT
C1OUT
9Dh
CVRCON
CVREN
CVROE
(4)
9Eh
ADRESL
A/D Result Register Low Byte
(4)
9Fh
ADCON1
ADFM
ADCS2
Legend:
x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as ‘0’, r = reserved.
Shaded locations are unimplemented, read as ‘0’.
Note 1:
The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8>, whose
contents are transferred to the upper byte of the program counter.
2:
These registers can be addressed from any bank.
3:
RA5 is an input only; the state of the TRISA5 bit has no effect and will always read ‘1’.
4:
PIC16F88 device only.
 2005 Microchip Technology Inc.
Bit 5
Bit 4
Bit 3
Bit 2
T0CS
T0SE
PSA
PS2
RP0
TO
PD
Z
(3)
TRISA5
PORTA Data Direction Register (TRISA<4:0>)
Write Buffer for the Upper 5 bits of the Program Counter
TMR0IE
INT0IE
RBIE
TMR0IF
RCIE
TXIE
SSPIE
CCP1IE
EEIE
IRCF1
IRCF0
OSTS
IOFS
TUN5
TUN4
TUN3
TUN2
2
C™ mode) Address Register
D/A
P
S
R/W
TXEN
SYNC
BRGH
ANS5
ANS4
ANS3
ANS2
C2INV
C1INV
CIS
CM2
CVRR
CVR3
CVR2
VCFG1
VCFG0
PIC16F87/88
Details
Value on:
Bit 1
Bit 0
on
POR, BOR
page
26, 135
0000 0000
18, 69
PS1
PS0
1111 1111
135
0000 0000
17
DC
C
0001 1xxx
135
xxxx xxxx
52, 126
1111 1111
58, 85
1111 1111
135
---0 0000
19, 69,
INT0IF
RBIF
0000 000x
77
20, 80
TMR2IE
TMR1IE
-000 0000
22, 34
00-0 ----
24
POR
BOR
---- --0q
SCS1
SCS0
40
-000 0000
TUN1
TUN0
38
--00 0000
80, 85
1111 1111
95
0000 0000
88, 95
UA
BF
0000 0000
TRMT
TX9D
97, 99
0000 -010
99, 103
0000 0000
120
ANS1
ANS0
-111 1111
CM1
CM0
121,
0000 0111
126, 128
CVR1
CVR0
000- 0000 126, 128
120
xxxx xxxx
52, 115,
0000 ----
120
DS30487C-page 15