PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
Page 191
192
Page 192
193
Page 193
194
Page 194
195
Page 195
196
Page 196
197
Page 197
198
Page 198
199
Page 199
200
Page 200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 193/228:

A/D CONVERSION REQUIREMENTS

Download datasheet (5Mb)Embed
PrevNext
FIGURE 18-18:
A/D CONVERSION TIMING
BSF ADCON0, GO
(T
/2)
OSC
Q4
132
A/D CLK
9
A/D DATA
ADRES
ADIF
GO
SAMPLE
Note: If the A/D clock source is selected as RC, a time of T
instruction to be executed.
TABLE 18-14: A/D CONVERSION REQUIREMENTS
Param
Symbol
Characteristic
No.
130
T
A/D Clock Period
AD
131
T
Conversion Time (not including S/H time)
CNV
(Note 1)
132
T
Acquisition Time
ACQ
134
T
Q4 to A/D Clock Start
GO
*
These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are
not tested.
§
This specification ensured by design.
Note 1:
ADRES registers may be read on the following T
2:
See Section 12.1 “A/D Acquisition Requirements” for minimum conditions.
 2005 Microchip Technology Inc.
(1)
131
130
8
7
2
OLD_DATA
Sampling Stopped
is added before the A/D clock starts. This allows the SLEEP
CY
Min
Typ†
Max
PIC16F87/88
1.6
PIC16LF87/88
3.0
PIC16F87/88
2.0
4.0
6.0
PIC16LF87/88
3.0
6.0
9.0
12
(Note 2)
40
10*
T
/2 §
OSC
cycle.
CY
PIC16F87/88
1 T
CY
1
0
NEW_DATA
DONE
Units
Conditions
s
T
based, V
3.0V
OSC
REF
s
T
based, V
2.0V
OSC
REF
s
A/D RC mode
s
A/D RC mode
T
AD
s
s
The minimum time is the
amplifier settling time. This may
be used if the “new” input
voltage has not changed by
more than 1 LSb (i.e., 5.0 mV @
5.12V) from the last sampled
voltage (as stated on C
).
HOLD
If the A/D clock source is
selected as RC, a time of T
is
CY
added before the A/D clock
starts. This allows the SLEEP
instruction to be executed.
DS30487C-page 191