PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
Page 221
222
Page 222
223
Page 223
224
Page 224
225
Page 225
226
Page 226
227
Page 227
228
Page 228
Page 223/228

Download datasheet (5Mb)Embed
PrevNext
SPI Master Mode ....................................................... 91
SPI Master Mode (CKE = 0, SMP = 0) .................... 184
SPI Master Mode (CKE = 1, SMP = 1) .................... 184
SPI Slave Mode (CKE = 0) ................................ 91, 185
SPI Slave Mode (CKE = 1) ................................ 91, 185
Switching to SEC_RUN Mode ................................... 44
Synchronous Reception
(Master Mode, SREN) ..................................... 111
Synchronous Transmission ...................................... 109
Synchronous Transmission (Through TXEN) .......... 109
Time-out Sequence on Power-up (MCLR
Tied to V
Through Pull-up Resistor) ............ 137
DD
Time-out Sequence on Power-up (MCLR
Tied to V
Through RC Network): Case 1 ..... 137
DD
Time-out Sequence on Power-up (MCLR
Tied to V
Through RC Network): Case 2 ..... 137
DD
Timer0 and Timer1 External Clock .......................... 182
Timer1 Incrementing Edge ......................................... 73
Transition Between SEC_RUN/RC_RUN
and Primary Clock ............................................. 46
Two-Speed Start-up Mode ....................................... 143
Wake-up from Sleep via Interrupt ............................ 146
XT, HS, LP, EC and EXTRC to
RC_RUN Mode .................................................. 43
Timing Parameter Symbology .......................................... 178
Timing Requirements
A/D Conversion ........................................................ 191
AUSART Synchronous Receive .............................. 189
AUSART Synchronous Transmission ...................... 189
Capture/Compare/PWM (CCP1) .............................. 183
CLKO and I/O .......................................................... 180
External Clock .......................................................... 179
2
I
C Bus Data ............................................................ 188
2
I
C Bus Start/Stop Bits ............................................. 187
Reset, Watchdog Timer,
Oscillator Start-up Timer,
Power-up Timer and Brown-out Reset ............ 181
SPI Mode ................................................................. 186
Timer0 and Timer1 External Clock .......................... 182
TMR0 Register ............................................................. 14, 16
TMR1CS Bit ....................................................................... 72
TMR1H Register ................................................................ 14
TMR1L Register ................................................................. 14
 2005 Microchip Technology Inc.
PIC16F87/88
TMR1ON Bit ...................................................................... 72
TMR2 Register ................................................................... 14
TMR2ON Bit ...................................................................... 80
TOUTPS0 Bit ..................................................................... 80
TOUTPS1 Bit ..................................................................... 80
TOUTPS2 Bit ..................................................................... 80
TOUTPS3 Bit ..................................................................... 80
TRISA Register ............................................................ 15, 51
TRISB Register ............................................................ 15, 16
Two-Speed Clock Start-up Mode ..................................... 143
Two-Speed Start-up ......................................................... 129
TXREG Register ................................................................ 14
TXSTA Register ................................................................. 15
BRGH Bit ................................................................... 97
CSRC Bit ................................................................... 97
SYNC Bit ................................................................... 97
TRMT Bit ................................................................... 97
TX9 Bit ....................................................................... 97
TX9D Bit .................................................................... 97
TXEN Bit .................................................................... 97
V
V
Pin ................................................................................ 9
DD
Voltage Reference Specifications .................................... 177
V
Pin ................................................................................ 9
SS
W
Wake-up from Sleep ................................................ 129, 146
Interrupts ................................................................. 135
MCLR Reset ............................................................ 135
WDT Reset .............................................................. 135
Wake-up Using Interrupts ................................................ 146
Watchdog Timer (WDT) ........................................... 129, 141
Associated Registers ............................................... 142
WDT Reset, Normal Operation ........................ 132, 135
WDT Reset, Sleep ........................................... 132, 135
WCOL ................................................................................ 89
WDTCON Register ............................................................ 16
Write Collision Detect Bit, WCOL ...................................... 89
WWW Address ................................................................ 223
WWW, On-Line Support ...................................................... 4
DS30487C-page 221