PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 36/228:

Protection Against Spurious Write

Download datasheet (5Mb)Embed
PrevNext
PIC16F87/88
3.8

Protection Against Spurious Write

There are conditions when the device should not write
to the data EEPROM memory. To protect against
spurious EEPROM writes, various mechanisms have
been built-in. On power-up, WREN is cleared. Also, the
Power-up
Timer
(72 ms
duration)
EEPROM write.
The write initiate sequence and the WREN bit together
help prevent an accidental write during brown-out,
power glitch or software malfunction.
TABLE 3-1:
REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND
FLASH PROGRAM MEMORIES
Address
Name
Bit 7
Bit 6
Bit 5
10Ch
EEDATA EEPROM/Flash Data Register Low Byte
10Dh
EEADR
EEPROM/Flash Address Register Low Byte
10Eh
EEDATH
EEPROM/Flash Data Register High Byte
10Fh
EEADRH
18Ch
EECON1 EEPGD
18Dh
EECON2 EEPROM Control Register 2 (not a physical register)
0Dh
PIR2
OSFIF
CMIF
8Dh
PIE2
OSFIE
CMIE
Legend:
x = unknown, u = unchanged, - = unimplemented, read as ‘0’, q = value depends upon condition.
Shaded cells are not used by data EEPROM or Flash program memory.
DS30487C-page 34
3.9
Operation During Code-Protect
When the data EEPROM is code-protected, the micro-
controller can read and write to the EEPROM normally.
However, all external access to the EEPROM is
disabled. External write access to the program memory
prevents
an
is also disabled.
When program memory is code-protected, the micro-
controller can read and write to program memory
normally, as well as execute instructions. Writes by the
device may be selectively inhibited to regions of the
memory depending on the setting of bits WRT1:WRT0
of the Configuration Word (see Section 15.1 “Config-
uration Bits” for additional information). External
access to the memory is also disabled.
Bit 4
Bit 3
Bit 2
Bit 1
EEPROM/Flash Address Register High Byte ---- xxxx ---- uuuu
FREE
WRERR
WREN
WR
EEIF
EEIE
Value on
Value on
Bit 0
Power-on
all other
Reset
Resets
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
--xx xxxx --uu uuuu
RD
x--x x000 x--x q000
---- ---- ---- ----
00-0 ---- 00-0 ----
00-0 ---- 00-0 ----
 2005 Microchip Technology Inc.