PIC16F88

Manufacturer Part NumberPIC16F88
ManufacturerMicrochip Technology Inc.
PIC16F88 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
Page 49/228

Download datasheet (5Mb)Embed
PrevNext
4.7.3.2
Returning to Primary Oscillator with
a Reset
A Reset will clear SCS<1:0> back to ‘00’. The
sequence for starting the primary oscillator following a
Reset is the same for all forms of Reset, including
POR. There is no transition sequence from the
alternate system clock to the primary system clock on
a Reset condition. Instead, the device will reset the
state of the OSCCON register and default to the
primary system clock. The sequence of events that
takes place after this will depend upon the value of the
FOSC bits in the Configuration register. If the external
oscillator is configured as a crystal (HS, XT or LP), the
CPU will be held in the Q1 state until 1024 clock cycles
have transpired on the primary clock. This is
necessary because the crystal oscillator has been
powered down until the time of the transition.
During
the
oscillator
start-up
time,
execution and/or peripheral operation is suspended.
Note:
If Two-Speed Clock Start-up mode is
enabled, the INTRC will act as the system
clock until the OST timer has timed out.
If the primary system clock is either RC, EC or INTRC,
the CPU will begin operating on the first Q1 cycle
following the wake-up event. This means that there is
FIGURE 4-10:
PRIMARY SYSTEM CLOCK AFTER RESET (HS, XT, LP)
Q4
Q1
T1OSI
OSC1
T
OST
OSC2
CPU (3)
T
CPU Start-up
System Clock
Peripheral
Clock
Reset
Sleep
OSTS
Program
PC
Counter
Note 1: T
1
= 30.52 s.
T
P
2: T
= 50 ns minimum.
OSC
3: T
= 5-10 s (1 MHz system clock).
CPU
 2005 Microchip Technology Inc.
no oscillator start-up time required because the
primary clock is already stable; however, there is a
delay between the wake-up event and the following
Q2. An internal delay timer of 5-10 s will suspend
operation after the Reset to allow the CPU to become
ready for code execution. The CPU and peripheral
clock will be held in the first Q1.
The sequence of events is as follows:
1.
A device Reset is asserted from one of many
sources (WDT, BOR, MCLR, etc.).
2.
The device resets and the CPU start-up timer is
enabled if in Sleep mode. The device is held in
Reset until the CPU start-up time-out is
complete.
3.
If the primary system clock is configured as an
external oscillator (HS, XT, LP), then the OST
will be active waiting for 1024 clocks of the
instruction
primary system clock. While waiting for the OST,
the device will be held in Reset. The OST and
CPU start-up timers run in parallel.
4.
After both the CPU start-up and OST timers
have timed out, the device will wait for one addi-
tional clock cycle and instruction execution will
begin.
(1)
T
1
T
P
Q3 Q4 Q1 Q2
Q1 Q2 Q3 Q4 Q1 Q2
(2)
T
OSC
0001h
0000h
PIC16F87/88
Q3
Q4
Q1 Q2 Q3 Q4
0003h
0004h
0005h
DS30487C-page 47