X28HC256P-12 Intersil Corporation, X28HC256P-12 Datasheet
X28HC256P-12
Available stocks
Related parts for X28HC256P-12
X28HC256P-12 Summary of contents
Page 1
Data Sheet 5V, Byte Alterable EEPROM The X28HC256 is a second generation high performance CMOS 32k x 8 EEPROM fabricated with Intersil’s proprietary, textured poly floating gate technology, providing a highly reliable 5V only nonvolatile memory. The ...
Page 2
... X28HC256JZ-12* (Note) X28HC256J-12 ZRR X28HC256JI-12* X28HC256JI-12 RR X28HC256JIZ-12* (Note) X28HC256JI-12 ZRR X28HC256KI-12 X28HC256KI-12 RR X28HC256KM-12 X28HC256KM-12 RR X28HC256KMB-12 C X28HC256KMB-12 X28HC256P-12 X28HC256P-12 RR X28HC256PZ-12 (Note) X28HC256P-12 RRZ X28HC256PI-12 X28HC256PI- X28HC256 ACCESS TIME TEMP. RANGE (ns) (°C) 150 - CERDIP -55 to +125 28 Ld CERDIP MIL-STD-883 28 Ld CERDIP ...
Page 3
... X28HC256JM-90* X28HC256JM-90 RR X28HC256KM-90 X28HC256KM-90 RR X28HC256KMB-90 C X28HC256KMB-90 X28HC256P-90 X28HC256P-90 RR X28HC256PZ-90 (Note) X28HC256P-90 RRZ X28HC256PI-90 X28HC256PI-90 RR X28HC256PIZ-90 (Note) X28HC256PI-90 RRZ X28HC256S-90* X28HC256S-90 RR X28HC256SI-90* X28HC256SI-90 RR X28HC256SIZ-90 (Note) X28HC256SI-90 RRZ X28HC256SI-20T1 *Add "T1" suffix for tape and reel. **Add "T2" suffix for tape and reel. ...
Page 4
Pinouts X28HC256 (28 LD CERDIP, FLATPACK, PDIP, SOIC) TOP VIEW ...
Page 5
Pin Names SYMBOL DESCRIPTION Address Inputs 0 14 I/O to I/O Data Input/Output Write Enable CE Chip Enable OE Output Enable Ground Connect Device Operation Read Read operations ...
Page 6
DATA Polling I/O 7 LAST WRITE I WRITE DATA WRITES COMPLETE? YES SAVE LAST DATA AND ADDRESS READ LAST ADDRESS COMPARE? YES X28HC256 READY ...
Page 7
The Toggle Bit I/O 6 LAST WRITE I ¬ LAST WRITE YES LOAD ACCUM FROM ADDR n COMPARE ACCUM WITH ADDR n NO COMPARE OK? YES X28C256 READY FIGURE 5. TOGGLE BIT SOFTWARE FLOW The ...
Page 8
Software Algorithm Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 6 and 7 for the sequence. The three-byte sequence ...
Page 9
Resetting Software Data Protection V CC AAA DATA 5555 2AAA ADDRESS CE WE FIGURE 8. RESET SOFTWARE DATA PROTECTION TIMING SEQUENCE WRITE DATA AA TO ADDRESS 5555 WRITE DATA 55 TO ADDRESS 2AAA WRITE DATA 80 TO ADDRESS 5555 WRITE ...
Page 10
Absolute Maximum Ratings Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . .-10°C to +85°C X28HC256 . . . . . . . . . ...
Page 11
Capacitance +25° 1MHz, V SYMBOL C (Note 9) Input/output capacitance I/O C (Note 9) Input capacitance IN Endurance and Data Retention PARAMETER Endurance Data retention AC Conditions of Test Input pulse levels Input rise and ...
Page 12
AC Electrical Specifications Over Recommended Operating Conditions, Unless Otherwise Specified. PARAMETER Read Cycle Time Chip Enable Access Time Address Access Time Output Enable Access Time CE LOW to Active Output OE LOW to Active Output CE HIGH to High Z ...
Page 13
Write Cycle Limits PARAMETER Write Cycle Time Address Setup Time Address Hold Time Write Setup Time Write Hold Time CE Pulse Width OE HIGH Setup Time OE HIGH Hold Time WE Pulse Width WE HIGH Recovery (page write only) Data ...
Page 14
CE Controlled Write Cycle ADDRESS OES DATA IN DATA OUT Page Write Cycle OE (NOTE ADDRESS (NOTE 10) I/O BYTE 0 *For each successive write within the ...
Page 15
DATA Polling Timing Diagram (Note 11) ADDRESS OEH I Toggle Bit Timing Diagram (Note 11 OEH OE HIGH Z I I/O 6 NOTE: ...
Page 16
Ceramic Dual-In-Line Frit Seal Packages (CERDIP) -A- -D- E -B- bbb BASE Q PLANE -C- SEATING PLANE aaa ccc ...
Page 17
Plastic Leaded Chip Carrier Packages (PLCC) 0.042 (1.07) PIN (1) 0.056 (1.42) 0.042 (1.07) IDENTIFIER 0.050 (1.27) TP 0.048 (1.22 0.020 (0.51) MAX 3 PLCS 0.050 (1.27) MIN 0.025 (0.64) MIN VIEW ...
Page 18
Ceramic Pin Grid Array Package (CPGA) Typ. 0.100 (2.54) All Leads 0.660 (16.76) 0.640 (16.26) NOTE: All dimensions in inches (in parentheses in millimeters). 18 X28HC256 G28.550x650A 28 LEAD CERAMIC PIN GRID ARRAY PACKAGE ...
Page 19
Small Outline Package Family (SO PIN #1 I.D. MARK 0.010 SEATING PLANE 0.004 C 0.010 MDP0027 SMALL OUTLINE PACKAGE FAMILY (SO) SYMBOL SO-8 SO-14 ...
Page 20
... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...