ISPLSI1016-60LJ Lattice Semiconductor Corp., ISPLSI1016-60LJ Datasheet

no-image

ISPLSI1016-60LJ

Manufacturer Part Number
ISPLSI1016-60LJ
Description
Manufacturer
Lattice Semiconductor Corp.
Datasheets

Specifications of ISPLSI1016-60LJ

Dc
9810

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISPLSI1016-60LJ
Manufacturer:
lattice
Quantity:
5
Part Number:
ISPLSI1016-60LJ
Manufacturer:
LATTICE
Quantity:
5
Part Number:
ISPLSI1016-60LJ
Manufacturer:
LATTICE
Quantity:
1 000
Part Number:
ISPLSI1016-60LJ
Manufacturer:
LATTICE
Quantity:
1 000
Part Number:
ISPLSI1016-60LJ
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ISPLSI1016-60LJ
0
Company:
Part Number:
ISPLSI1016-60LJ
Quantity:
54
Part Number:
ISPLSI1016-60LJ44
Manufacturer:
LATTICE
Quantity:
1
Part Number:
ISPLSI1016-60LJI
Manufacturer:
ST
Quantity:
3 000
Part Number:
ISPLSI1016-60LJI
Manufacturer:
LATTICE
Quantity:
5 510
Part Number:
ISPLSI1016-60LJI
Manufacturer:
NS
Quantity:
104
Part Number:
ISPLSI1016-60LJI
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ISPLSI1016-60LJIN
Manufacturer:
LATTICE
Quantity:
1 106
Part Number:
ISPLSI1016-60LJN
Manufacturer:
EPCOS
Quantity:
3 000
Part Number:
ISPLSI1016-60LJN
Manufacturer:
LATTICE/莱迪斯
Quantity:
20 000
• HIGH-DENSITY PROGRAMMABLE LOGIC
• HIGH PERFORMANCE E
• IN-SYSTEM PROGRAMMABLE
• COMBINES EASE OF USE AND THE FAST SYSTEM
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
1016_09
Features
— High-Speed Global Interconnect
— 2000 PLD Gates
— 32 I/O Pins, Four Dedicated Inputs
— 96 Registers
— Wide Input Gating for Fast Counters, State
— Small Logic Block Size for Random Logic
— Security Cell Prevents Unauthorized Copying
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile E
— 100% Tested
— In-System Programmable™ (ISP™) 5-Volt Only
— Increased Manufacturing Yields, Reduced Time-to-
— Reprogram Soldered Devices for Faster Debugging
SPEED OF PLDs WITH THE DENSITY AND FLEX-
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
— PC and UNIX Platforms
IBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
f
f
t
Market, and Improved Product Quality
Machines, Address Decoders, etc.
Logic and Structured Designs
Interconnectivity
Tools, Timing Simulator and ispANALYZER™
max = 110 MHz Maximum Operating Frequency
max = 60 MHz for Industrial and Military/883 Devices
pd = 10 ns Propagation Delay
2
CMOS Technology
2
CMOS
®
TECHNOLOGY
1
In-System Programmable High Density PLD
The ispLSI 1016 is a High-Density Programmable Logic
Device containing 96 Registers, 32 Universal I/O pins,
four Dedicated Input pins, three Dedicated Clock Input
pins and a Global Routing Pool (GRP). The GRP pro-
vides complete interconnectivity between all of these
elements. The ispLSI 1016 features 5-Volt in-system
programming and in-system diagnostic capabilities. It is
the first device which offers non-volatile reprogrammability
of the logic, as well as the interconnect to provide truly
reconfigurable systems.
The basic unit of logic on the ispLSI 1016 device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. B7 (see figure 1). There are a total of 16 GLBs in the
ispLSI 1016 device. Each GLB has 18 inputs, a
programmable AND/OR/XOR array, and four outputs
which can be configured to be either combinatorial or
registered. Inputs to the GLB come from the GRP and
dedicated inputs. All of the GLB outputs are brought back
into the GRP so that they can be connected to the inputs
of any other GLB on the device.
Functional Block Diagram
Description
A1
A2
A3
A4
A5
A6
A7
A0
Global Routing Pool (GRP)
ispLSI
Logic
Array
D Q
D Q
D Q
D Q
GLB
®
1016
August 2000
B 7
B 6
B 5
B 4
B 3
B 2
B 1
B 0
CLK

Related parts for ISPLSI1016-60LJ

Related keywords