HFA3861AIN Intersil Corporation, HFA3861AIN Datasheet

no-image

HFA3861AIN

Manufacturer Part Number
HFA3861AIN
Description
Processor, Direct Sequence Spread Spectrum Base band Processor
Manufacturer
Intersil Corporation
Datasheet
RX_Q+
RX_Q-
GNDd
GNDd
GNDa
RX_I+
GNDa
V
SCLK
V
V
RX_I-
V
Direct Sequence Spread Spectrum
Baseband Processor
PRISM® 2.4GHz radio chipset, and contains all the
functions necessary for a full or half duplex packet baseband
transceiver.
The HFA3861A has on-board A/D’s for analog I and Q inputs
and outputs, for which the HFA3783 IF QMODEM is
recommended. Differential phase shift keying modulation
schemes DBPSK and DQPSK, with data scrambling
capability, are available along with Complementary Code
Keying to provide a variety of data rates. Built-in flexibility
allows the HFA3861A to be configured through a general
purpose control bus, for a range of applications. Both
Receive and Transmit AGC functions with 7-bit AGC control
obtain maximum performance in the analog portions of the
transceiver. The HFA3861A is housed in a thin plastic quad
flat package (TQFP) suitable for PCMCIA board
applications.
Ordering Information
Pinout
A D VA N C E I N F O RM A T I O N
DDD
DDD
DDA
HFA3861AIN
HFA3861AIN96
R/W
REF
PART NUMBER
CS
SD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
RANGE (
-40 to 85
-40 to 85
TEMP.
The Intersil HFA3861A Direct
Sequence Spread Spectrum (DSSS)
baseband processor is part of the
Data Sheet
®
o
C)
1
64 Ld TQFP
Tape and Reel
PACKAGE
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
Q64.10x10
PKG. NO.
PRISM® is a registered trademark of Intersil Corporation. PRISM and design is a trademark of Intersil Corporation.
TEST4
TEST3
TEST2
TEST1
TEST0
GNDd
MCLK
NC
ANT-SEL
ANT-SEL
RX-RF_AGC
V
GNDd
TX_IF_AGC
RX_IF_AGC
COMPCAP1
DDD
1-888-INTERSIL or 321-724-7143
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Complete DSSS Baseband Processor
• Processing Gain. . . . . . . . . . . . . . . . . . . . .FCC Compliant
• Programmable Data Rate . . . . . . . 1, 2, 5.5, and 11Mbps
• Ultra Small Package. . . . . . . . . . . . . . . . . . . . . 10 x 10mm
• Single Supply Operation (44MHz Max) . . . . . 2.7V to 3.6V
• Modulation Methods. . . . . . . . DBPSK, DQPSK, and CCK
• Supports Full or Half Duplex Operations
• On-Chip A/ D and D/A Converters for I/Q Data (6-Bit,
• Targeted for Multipath Delay Spreads ~50ns
• Supports Short Preamble Acquisition
• Supports Antenna Diversity
Applications
• Enterprise WLAN Systems
• Systems Targeting IEEE 802.11 Standard
• DSSS PCMCIA Wireless Transceiver
• Spread Spectrum WLAN RF Modems
• TDMA Packet Protocol Radios
• Part 15 Compliant Radio Links
• Portable PDA/ Notebook Computer
• Wireless Digital Audio, Video, Multimedia
• PCN/ Wireless PBX
• Wireless Bridges
• Antenna Diversity Supported
Simplified Block Diagram
22MSPS), AGC, and Adaptive Power Control (7-Bit)
November 2001
ANT_SEL
RX_RF_AGC
RX_IF_DET
RX_IF_AGC
RX_I±
RX_Q±
V
TX_I±
TX_Q±
TX_IF_AGC
TX_AGC_IN
REF
44MHz MCLK
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
THRESH.
DETECT
Q ADC
Q DAC
I ADC
I DAC
DAC
DAC
ADC
TX
TX
IF
1
1
7
6
6
6
6
7
6
File Number
HFA 3861A BBP
DEMOD
MOD
AGC
ALC
CTL
I/O
TX
HFA3861A
DATA I/O
4776.3

Related parts for HFA3861AIN

HFA3861AIN Summary of contents

Page 1

... The HFA3861A is housed in a thin plastic quad flat package (TQFP) suitable for PCMCIA board applications. Ordering Information TEMP. o PART NUMBER RANGE ( C) PACKAGE HFA3861AIN - TQFP HFA3861AIN96 - Tape and Reel Pinout GNDd DDD SD 3 SCLK ...

Page 2

Typical Application Diagram AntSel HFA3683A RF/IF CONV (FILE# 4634) Σ PLL RF LO REF IN HFA3963 RFPA (FILE# 4635) 44MHz MCLK T/Rsw DIFFERENTIAL SIGNALS For additional information on the PRISM® chip set, visit our web site www.intersil.com or call 1-888-INTERSIL ...

Page 3

Pin Descriptions NAME PIN TYPE I/O V (Analog) 12, 17, 22, Power DDA 31 V (Digital 37, 57 Power DDD GNDa 9, 15, 20, Ground (Analog) 25, 28, GNDd (Digital 36, 43, Ground ...

Page 4

Pin Descriptions (Continued) NAME PIN TYPE I/O MD_RDY 54 O RX_PE I/O SCLK 4 I SDI TEST 7:0 51, 50, 49, I/O 48, 47, 46, 45, 44 RESET ...

Page 5

HFA3861A AGC RXI ANALOG TXI RXQ INPUTS TXQ AGC TXD V A/D REF TXCLK REFERENCE I REF TX_RDY RXD TX_PE POWER RXC DOWN RX_PE MD_RDY SIGNALS RESET TEST TEST PORT SCLK R/W ANT_SEL SDI FIGURE 1. EXTERNAL ...

Page 6

TX Port The transmit data port accepts the data that needs to be transmitted serially from an external data source. The data is modulated and transmitted as soon received from the external data source. The serial data ...

Page 7

RXCLK RX_PE PROCESSING PREAMBLE/HEADER MD_RDY RXD NOTE: MD_RDY active after CRC16. See detailed timing diagrams (Figures 18, 19, 20). RXCLK is an output from the HFA3861A and is the clock for the serial demodulated data on RXD. MD_RDY is an ...

Page 8

Test Port The HFA3861A provides the capability to access a number of internal signals and/or data through the Test port, pins TEST 7:0. The test port is programmable through configuration register (CR 34). Any signal on the test port can ...

Page 9

MODE RX_PE TX_PE RESET STANDBY Inactive Inactive Inactive TX Inactive Active Inactive RX Active Inactive Inactive NO CLOCK I Standby Active CC TABLE 3. BIT RATE TABLE EXAMPLES FOR MCLK = 44MHz DATA A/D SAMPLE CLOCK MODULATION (MHz) DBPSK 22 ...

Page 10

This sequence is then modulated on the I and Q outputs. The initial phase reference for the data portion of the packet is the phase of the last bit of the header. At ...

Page 11

Some dummy bits will be appended to the end of the packet to insure an orderly shutdown of the transmitter. This prevents spectrum splatter. At the end of a packet, the external controller is ...

Page 12

Scrambling is done by a division using a prescribed polynomial as shown in Figure 9. A shift register holds the last quotient and the output is the exclusive-or of the data and the sum of taps in the shift register. ...

Page 13

TABLE 5. DQPSK ENCODING TABLE EVEN SYMBOLS DIBIT PATTERN (d(0), d(1)) PHASE CHANGE ω) d(0) IS FIRST IN TIME (+ π π 11 π π /2) TABLE 6. 5.5Mbps CCK ENCODING TABLE ...

Page 14

An initial value of the noise floor is established within 50µs of the chip being active and is refined as goes on. Deasserting RX_PE does not corrupt the learned values. If the absolute power metric is chosen, this ...

Page 15

In the 1Mbps DBPSK mode, data demodulation is performed the same as in header processing. In the 2Mbps DQPSK mode, the demodulator demodulates two bits per symbol and differentially ...

Page 16

V (ANALOG) DD (12, 17, 22, 31) I (21) REF V (16) REF 6-BIT TX_AGC_IN (18) ADC 6-BIT TX_IF_AGC (35) DAC ANTSEL (39) ANTSEL (40) (62) TX_PE FIGURE 11. DSSS BASEBAND PROCESSOR, TRANSMIT SECTION PN Correlators Description There are two ...

Page 17

The biggest picker finds the biggest correlator outputs depending on the rate. This is translated into bits. The detected output is ...

Page 18

V (ANALOG) DD (12, 17, 22, 31) RX_IF_DET (19) RX_IF_AGC (34) 6-BIT RX-RF-AGC (38) DAC 6-BIT RXI (10, 11) A/D 6 6-BIT RXQ (13, 14) A/D 6 ANTENNA ANTSEL (40) SWITCH ANTSEL (39) CONTROL GENERATOR (63) RESET FIGURE 13. DSSS ...

Page 19

Data Demodulation in the CCK Modes In this mode, the demodulator uses Complementary Code Keying (CCK) modulation for the two highest data rates slaved to the low rate processor which it depends on for acquisition of initial timing ...

Page 20

Eb/ BER 2.0 THY 1, 2 FIGURE 14. BER vs Eb/N0 PERFORMANCE FOR PSK MODES Clock Offset Tracking Performance The PRISM baseband processor is designed to accept data clock offsets ±25ppm for each ...

Page 21

A Default Register Configuration The registers in the HFA3861A are addressed with 7-bit numbers where the lower 1 bit of an 8-bit hexadecimal address is left as unused. This results in the addresses being in increments shown ...

Page 22

TABLE 9. CONTROL REGISTER VALUES FOR DUAL ANTENNA DIVERSITY (Continued) CONFIGURATION REGISTER CR40 Threshold for antenna decision CR41 Preamble tracking loop lead coefficient CR42 Preamble tracking loop lag coefficient CR43 Header tracking loop lead coefficient CR44 Header tracking loop lag ...

Page 23

Control Registers The following tables describe the function of each control register along with the associated bits in each control register. CONFIGURATION REGISTER 0 ADDRESS (0h) R PART/VERSION CODE Bit 7:4 Part Code 0001 = HFA3861A series Bit 3:0 Version ...

Page 24

CONFIGURATION REGISTER 5 ADDRESS (0Ah) R/W TX SIGNAL FIELD Bits 7:4 R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions. Bits 3 Select preamble mode 0 = Normal, long preamble interoperable with ...

Page 25

CONFIGURATION REGISTER 10 ADDRESS (14h) R/W RX CONFIGURE (Continued) Bits 5:4 SFD Time-out values 00 = 56µ 64µ 128µ 144µs Bit 3 MD_RDY control 0 = After CRC16 1 = After SFD Bit 2 ...

Page 26

CONFIGURATION REGISTER 12 ADDRESS (18h) R/W A/D TEST MODES 1 (Continued) bit 0 Q A/D clock 0 = enable 1 = disable CONFIGURATION REGISTER 13 ADDRESS (1Ah) R/W A/D TEST MODES 2 Bit 7 Standby 1 = enable 0 = ...

Page 27

CONFIGURATION REGISTER 16 ADDRESS (20h) R/W AGC CONTROL 2 Bits 7:4 AGC mid Sat counts (0-15 range) these are the counts to kick in the attenuator steps (CR28). Bits 3:0 AGC low Sat Count (0-15 range) CONFIGURATION REGISTER 17 ADDRESS ...

Page 28

CONFIGURATION REGISTER 26 ADDRESS (34h) R/W AGC TEST MODES Bits 7 AGC continuous update 0 = disable 1 = allow updates during freeze AGC and AGClock. CR26 bit 3 must be a ‘1’ for this mode to work. Bit 6 ...

Page 29

CONFIGURATION REGISTER 32 ADDRESS (40h) R/W TEST MODES 1 Bit 7 Selection bit for DAC input test mode Barker 1 = Low rate I/Q samples Bit 6 force high rate mode 0 = normal 1 = force ...

Page 30

CONFIGURATION REGISTER ADDRESS 36 (48h) R/W SCRAMBLER SEED LONG PREAMBLE Bit 7 R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions. Bit 6:0 Scrambler seed for long preamble bit 3 of CR5 ...

Page 31

CONFIGURATION REGISTER ADDRESS 47 (5Eh) R/W RF ATTENUATOR VALUE Bit 7:6 R/W but not currently used internally, should be set to zero to ensure compatibility with future revisions. Bit 5:0 CR_AGC_rxAGCpad value to use in the RSSI calculation. Range 0-63. ...

Page 32

CONFIGURATION REGISTER ADDRESS 59 (78h MEAN POWER Bit 7:0 a&b: Average power of received signal after log table lookup (0-255 range) CONFIGURATION REGISTER ADDRESS 60 (7Ah) R RX_IF_AGC Bit 7 a&b: unused Bits 6:0 a&b: AGC output to ...

Page 33

Absolute Maximum Ratings Supply Voltage ...

Page 34

AC Electrical Specifications V PARAMETER TX_CLK to TX_PE Inactive (11Mbps) TX_RDY Inactive to Last Chip of MPDU Out TXD Modulation Extension RX_PE Inactive Width RX_CLK Period (11Mbps Mode) RX_CLK Width Hi or Low (11Mbps Mode) RX_CLK to RXD MD_RDY to ...

Page 35

I and Q A/D AC Electrical Specifications PARAMETER Full Scale Input Voltage (V ) P-P Input Bandwidth (-0.5dB) Input Capacitance Input Impedance (DC) FS (Sampling Frequency) NOTE: 21. Not tested, but characterized at initial design and at major process/design changes. ...

Page 36

Waveforms (Continued) TX_PE OUT OUT TXRDY TX_CLK TXD t RLP RX_PE MD_RDY RX_CLK RXD CCA, RSSI NOTE: RXD, MD_RDY is output two MCLK after RXCLK rising to provide hold time. ...

Page 37

Thin Plastic Quad Flatpack Packages (TQFP -D- - PIN 1 - -13 0.020 0.008 MIN o 0 MIN A2 A1 GAGE PLANE -13 0. 0.010 0 -7 ...

Related keywords