T8531A/T8532 Agere Systems, Inc., T8531A/T8532 Datasheet

no-image

T8531A/T8532

Manufacturer Part Number
T8531A/T8532
Description
Multichannel Programmable Codec Chip Set
Manufacturer
Agere Systems, Inc.
Datasheet
Features
T8531A/T8532 Multichannel Programmable
Codec Chip Set
Per-channel programmable gain and hybrid bal-
ance
Programmable termination impedances
Programmable -law, A-law, or linear PCM output
Tone plant:
— DTMF generator
— DTMF receiver
— Caller ID generator
— Call progress tones generator
Test utilities:
— Automatic gain calibration
— Tone generation
— dc generation
— dc measurement
— Variance computation
— Peak detection
Analog and digital loopbacks
Programmable time-slot assignment with bit offset
VRTX (8)
VRTX (8)
VRP (8)
VRN (8)
VRP (8)
VRN (8)
VTX (8)
VTX (8)
OCTAL
OCTAL
T8532
T8532
A/D
D/A
A/D
D/A
Figure 1. System Block Diagram
2
3
2
3
PROCESSOR
General Description
The multichannel programmable codec chip set is
comprised of the T8531A 16-channel line card signal
processor and one or two custom T8532 octal A/D
and D/A converters. A ROM-coded tone plant, with
line-test and self-test utilities, is included on the sig-
nal processor. Together these devices achieve a
highly integrated and highly programmable multi-
channel voice codec solution.
Software is provided to compute the gain and filter
coefficients required to program the codec.
DIGITAL
SIGNAL
T8531A
ASIC
Low-noise, balanced, receive SLIC interface
Few or no SLIC/codec interface components
required
Sigma-delta converters with dither noise reduction
Serial microcontroller control interface
Available in 64-pin MQFP and TQFP packages
CK16
Preliminary Data Sheet
MICROPROCESSOR
INTERFACE
PCM
INTERFACE
May 2001
5-3793i (F)

Related parts for T8531A/T8532

T8531A/T8532 Summary of contents

Page 1

... T8531A/T8532 Multichannel Programmable Codec Chip Set Features Per-channel programmable gain and hybrid bal- ance Programmable termination impedances Programmable -law, A-law, or linear PCM output Tone plant: — DTMF generator — DTMF receiver — Caller ID generator — Call progress tones generator Test utilities: — ...

Page 2

Codec Chip Set Contents Features ..................................................................... 1 General Description.................................................... 1 T8532 Description.................................................... 4 T8531A Description ................................................. 5 Pin Information ........................................................... 7 Chip Set Functional Description ............................... 12 Transmit Path......................................................... 12 Antialias Filter and - Converter ...................... 12 Decimator ........................................................... 12 ...

Page 3

May 2001 Figures Figure 1. System Block Diagram .................................1 Figure 2. Block Diagram of T8532 Octal Converter.....4 Figure 3. Block Diagram of One T8532 Analog Channel........................................................4 Figure 4. T8531A Block Diagram ................................5 Figure 5. T8531A Digital ac Path.................................6 Figure 6. ...

Page 4

Codec Chip Set General Description (continued) T8532 Description The T8532 block diagram is shown in Figure 2. Each of its eight channels consists of an antialias filter, sigma-delta A/D and D/A converters, reconstruction and smoothing filters, termination impedance synthesis, and ...

Page 5

May 2001 General Description (continued) T8531A Description As shown in Figure 4, the T8531A contains a digital signal processor (DSP) engine surrounded by a customized input/output (I/O) frame. The I/O frame performs the -law or A-law conversion as well as ...

Page 6

Codec Chip Set General Description (continued) T8531A Description (continued) 8 kHz 8 kHz /A-LAW /A-LAW PCMRX PCMRX RECV RECV TO TO FILTER FILTER LINEAR LINEAR 8 kHz 8 kHz LINEAR LINEAR PCMTX PCMTX XMT FILTER XMT FILTER TO TO /A-LAW ...

Page 7

May 2001 Pin Information 64 63 VRTX7 1 VRP7 2 VRN7 SSA VRN6 5 VRP6 6 VRTX6 7 VTX6 DDA VTX5 10 VRTX5 11 VRP5 12 VRN5 SSA VRN4 15 VRP4 ...

Page 8

Codec Chip Set Pin Information (continued) Table 1. T8532 Pin Descriptions Number Name Type 64, 8, 10, 18, VTX[7:0] AI 31, 39, 41 11, 17, 32, VRTX[7:0] AI 38, 42 12, 16, 33, VRP[7:0] ...

Page 9

May 2001 Pin Information (continued TDI 4 TDO 5 TMS 6 TCK 7 TSTCLK DDA SSA NC ...

Page 10

Codec Chip Set Pin Information (continued) Table 2. T8531A Pin Descriptions Number Name Type 29 UPDI TI 30 UPDO TO 27 UPCK UPCS 43, 45, OSDX[3:0] CI 36, 38 42, 44, OSDR[3: OSCK ...

Page 11

May 2001 Pin Information (continued) Table 2. T8531A Pin Descriptions (continued) Number Name 23 SDX 21 SFS 54 CDO 51 CDI 53, 52 CCS[1:0] 7 TCK 4 TDI 5 TDO 6 TMS 48 JTESTB 59 HIGHZB 60 TEST 61 CK16 ...

Page 12

Codec Chip Set Chip Set Functional Description Transmit Path Antialias Filter and - Converter The line interface circuit must provide a transmit signal (VTX), and a reference voltage (VRTX) which is the dc voltage of the VTX signal for that ...

Page 13

May 2001 Chip Set Functional Description (continued) Receive Path In the receive direction, the signal received from the system interface is converted to a 16-bit linear PCM sig- nal. Receive Path Filtering The 16-bit linear PCM signal is filtered and ...

Page 14

Codec Chip Set Chip Set Functional Description (continued) Other Chip Set Functions (continued) Digital Termination Impedance Synthesis The CTZ filter in the T8531A synthesizes complex ter- mination impedances. The CTZ filter utilizes alpha and beta coefficients (board control words 4 ...

Page 15

May 2001 Chip Set Functional Description (continued) T8531A Functional Blocks (continued) T8531A System Interface The system interface is a full-duplex interface used for the exchange of PCM data with the system. The sys- tem is the master of this bus. ...

Page 16

Codec Chip Set Chip Set Functional Description (continued) T8531A Functional Blocks (continued) A pause therefore exists between the external control- ler issuing an address and receiving a data read back. The data rate of 2.048 MHz allows 256 SCK cycles ...

Page 17

May 2001 Chip Set Functional Description (continued) DSP Engine Timing (continued) Control of the DSP Engine via the Microprocessor Interface There are four types of commands that the external controlling device may issue to the DSP engine: 1. Downloading data ...

Page 18

Codec Chip Set Chip Set Functional Description (continued) DSP Engine Timing (continued) The Time-Slot Control Word The DSP engine works in time-slot order. The TSA function is performed by the decimator/interpolator. The DSP engine is not required to reorder the ...

Page 19

May 2001 Chip Set Functional Description (continued) DSP Engine Timing (continued) Microprocessor Start-Up of the DSP Engine Once the interrupt system is enabled, the DSP engine looks for a read or write interrupt from the microproces- sor interface once every ...

Page 20

Codec Chip Set Chip Set Functional Description (continued) DSP Engine Timing (continued) Changing DSP RAM Space of an Active Time Slot The microprocessor is only allowed to change four RAM locations for an active time slot: Relative transmit gain Relative ...

Page 21

May 2001 Chip Set Functional Description (continued) T8531A Reset and Start-Up Internal Reset Internal reset is defined as the process that starts when the internal reset line is brought low. This happens as a consequence of hardware (RTSB) or software ...

Page 22

... This section outlines the T8531A test features and architecture. For more information on the line-test (continued) capabilities, see the T8531A/T8532 User Manual and the T8531A ROM Routines User Manual . Off-Line Programmable System Test Capability The T8531A has a standard 4-pin test access port known as JTAG that can be used for testing and debugging ...

Page 23

May 2001 Chip Set Functional Description (continued) Self-Test and Line-Test Routines (continued) Tone Detection In tone detection mode, the TX part of the channel can be used to detect signal energy from the line at a given frequency up to ...

Page 24

Codec Chip Set Absolute Maximum Ratings Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are abso- lute stress ratings only. Functional operation of the device is not implied at these or any ...

Page 25

May 2001 Electrical Characteristics For all specifications – + and Input signal frequency is 1020 Hz, unless otherwise noted. DSP clock frequency ...

Page 26

Codec Chip Set Electrical Characteristics dc Characteristics (continued) Table 10. T8532 Power Dissipation Parameter Symbol Powerdown Current IDD0 Powerup Current IDD1 Table 11. T8531A Power Dissipation Parameter Symbol Powerdown Current IDD0 Powerup Current IDD1 * Powerup current exhibits a negative ...

Page 27

May 2001 Transmission Characteristics Table 12. Gain and Dynamic Range (continued) Parameter Symbol Transmit Gain Variation GXAF with Frequency Transmit Gain Variation GXAL with Signal Level Receive Gain Absolute GRA Accuracy Relative Gain: — VRP to VRN Relative Phase: — ...

Page 28

Codec Chip Set Transmission Characteristics Table 13. Noise (per Channel) Parameter Symbol Transmit Noise C-message Weighted Transmit Noise P-message Weighted Receive Noise C-message Weighted Receive Noise P-message Weighted Noise, Single Frequency N ...

Page 29

May 2001 Transmission Characteristics Table 14. Distortion and Group Delay Parameter Symbol Signal to Total Distortion Transmit or Receive C-message Weighted Single Frequency Distortion, Transmit Single Frequency Distortion, Receive Intermodulation Distortion TX Group Delay, Absolute RX Group Delay, Absolute * ...

Page 30

Codec Chip Set Timing Characteristics A signal is valid above V or below V IH fication, the following conditions apply: All input signals are defined measured from ...

Page 31

May 2001 Timing Characteristics (continued) TIME SLOT tFSHFSL SFS tSFHSCL tSCLSFL SCK tSCHDXV * SDX † SDR Card address 0, bit offset 0 assumed. † Card ...

Page 32

Codec Chip Set Timing Characteristics (continued) Table 17. Serial Control Port Timing (See Figure 10.) Symbol Parameter tCSHLSET UPCS to UPCK Setup tCSLHHOD UPCS to UPCK Hold tUPDIST UPDI to UPCK Setup tUPDIHD UPDI to UPCK Hold tUPDODEL UPCK to ...

Page 33

May 2001 Software Interface Table 18 lists the RAM data space for the DSP engine. Space for channels is allocated. The total T8531A RAM size is 4 Kwords, arranged Kbanks. Address bit 15 ...

Page 34

Codec Chip Set Software Interface (continued) Table 18. DSP Engine RAM Memory Map (continued) Address Range 0x04B5 Channel 8 ac filter coefficients 0x04C5 Channel 9 ac filter coefficients 0x04D5 Channel 10 ac filter coefficients 0x04E5 Channel 11 ac filter coefficients ...

Page 35

May 2001 Software Interface (continued) Table 19. T8531A Time-Slot Assignment Memory Map All registers can be written by the microprocessor interface. Address Range 0x1400 0x1401 0x1402 0x1403 0x1404 0x1405 0x1406 0x1407 0x1408 0x1409 0x140A 0x140B 0x140C 0x140D 0x140E 0x140F Table ...

Page 36

Codec Chip Set Software Interface (continued) Table 21. T8531A Channel Register Memory Map for T8532 Device 0 All registers can be written by the microprocessor interface. Address Memory Range Contents 0x1500 Channel 0 powerup/powerdown register 0x1501 Channel 1 powerup/powerdown register ...

Page 37

May 2001 Software Interface (continued) Table 23. Bit Map for T8532 Powerup/Powerdown Registers at 0x1500—0x1507 and 0x1540—0x1547 15 PWR Notes: PWR = 0: powerdown. PWR = 1: powerup—normal operation. Table 24. Bit Map for T8532 Channel Control Register 1 at ...

Page 38

Codec Chip Set Software Interface (continued) Table 27. T8532 Control Register 1: Digital Loopback Bit 0 LPBK 0 1 Table 28. Bit Map for T8532 All Channel Test Register at 0x1510 and 0x1550 15—4 Not used Read out address Table ...

Page 39

May 2001 Software Interface (continued) Table 30. Bit Map for T8532 Channel Control Register 2 at 0x1518—0x151F and 0x1558—0x155F 15—8 7 Not used SUSEQ Notes: SUSEQ = 0: normal operation. SUSEQ = 1: start-up calibration sequence. Table 31. T8532 Control ...

Page 40

Codec Chip Set Software Interface (continued) Table 33. Bits 15:8 of T8531A Board Control Word 1 at 0x1FFE Bit Number — — — — 1 — — — — — — — — 0 ...

Page 41

May 2001 Software Interface (continued) Table 35. Bits 15:9 of T8531A Board Control Word 2 at 0x1FFC Bit Number and Function 15—9 Not used Table 36. Bits 8:0 of T8531A Board Control Word 2 at 0x1FFC Bit Number 8 7 ...

Page 42

Codec Chip Set Software Interface (continued) Table 41 shows the memory map for the DSP engine ROM. The ROM information is not accessible via the micro- processor. The total ROM size is 8 Kwords. Table 41. DSP Engine ROM Memory ...

Page 43

May 2001 Software Interface (continued) Table 41. DSP Engine ROM Memory Map Address Range 0x0FFF Checksum for ROM 0x0800 : 0x0FFD 0x1000 Call progress tone generation start 0x102B Call progress tone generation during operation 0x105A Call progress tone generator initialization ...

Page 44

Codec Chip Set Applications Figure 11 shows a full line card implementation using the T8531/T8532 codec and the L7585 SLIC with integrated relays. One T8531A and two T8532 devices support 16 SLIC devices (only one L7585 SLIC is illustrated). Figure ...

Page 45

May 2001 Applications (continued) Figure 12 shows the complete SLIC schematic for interfacing to the Agere L9215G short-loop, sine wave, ringing SLIC. All ac parameters are programmed by the codec. Note, this codec differentiates itself in that no external components ...

Page 46

Codec Chip Set Applications (continued) Figure 13 shows the complete SLIC schematic for interfacing to the Agere L9310G Line Interface and Line Access circuit. All ac parameters are programmed by the codec. Note, this codec differentiates itself in that no ...

Page 47

May 2001 Applications (continued) Common Voltage Reference Every channel of the T8532 codec requires a 2.4 V reference (VRTX) for operation. Some SLICs provide this refer- ence for the codec. An external circuit is required for SLICs without the reference ...

Page 48

Codec Chip Set Outline Diagrams 64-Pin MQFP 1 16 DETAIL A 1.60 REF GAGE PLANE SEATING PLANE 48 17.20 0.25 14.00 0.20 PIN #1 IDENTIFIER ZONE DETAIL B 2.55/2.75 0.80 TYP 0.25 MAX 0.25 0.30/0.45 0.73/1.03 ...

Page 49

May 2001 Outline Diagrams (continued) 64-Pin TQFP DETAIL A 0.50 TYP 0.19/0.27 DETAIL B Agere Systems Inc. 12.00 0.20 10.00 0.20 PIN #1 IDENTIFIER ZONE 49 48 10.00 0. DETAIL B 1.40 0.05 1.60 ...

Page 50

Codec Chip Set Ordering Information Device Code T-8531A - - - TL-DB 64-Pin TQFP, Dry pack tray T-8531A - - - TL-DT 64-Pin TQFP, Dry-bagged, Tape & Reel T-8532 - - - JL-DB 64-Pin MQFP, Dry pack tray T-8532 - ...

Related keywords