PM5381-BI PMC-Sierra, Inc., PM5381-BI Datasheet - Page 496
PM5381-BI
Manufacturer Part Number
PM5381-BI
Description
ATM UNI, Single Channel ATM PHY Interface for 2488.32Mbps
Manufacturer
PMC-Sierra, Inc.
Datasheet
1.PM5381-BI.pdf
(586 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 496 of 586
- Download datasheet (3Mb)
12.1
12
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2000489, Issue 4
Test Features Description
Simultaneously asserting (low) the CSB, RDB and WRB inputs causes all digital output pins and
the data bus to be held in a high-impedance state. This test feature may be used for board testing.
Test mode registers are used to apply test vectors during production testing of the S/UNI-2488.
Test mode registers (as opposed to normal mode registers) are selected when TRS (A[13]) is high.
Test mode registers may also be used for board testing. When all of the TSBs within the S/UNI-
2488 are placed in test mode 0, device inputs may be read and device outputs may be forced via
the microprocessor interface (refer to the section "Test Mode 0" for details).
In addition, the S/UNI-2488 also supports a standard IEEE 1149.1 five-signal JTAG boundary
scan test port for use in board testing. All digital device inputs may be read and all digital device
outputs may be forced via the JTAG test port.
Table 19 Test Mode Register Memory Map
Master Test and Test Configuration Registers
Notes on Test Mode Register Bits:
1. Writing values into unused register bits has no effect. However, to ensure software
2. Writeable test mode register bits are not initialized upon reset unless otherwise noted.
Address
0000H-1FFFH
2000
2001
2002
2003
2004-3FFF
compatibility with future, feature-enhanced versions of the product, unused register bits must
be written with logic zero. Reading back unused bits can produce either a logic one or a logic
zero; hence, unused register bits should be masked off by software when read.
Register
Normal Mode Registers
Master Test Register
Test Mode Address Force Enable
Test Mode Address Force Value
Reserved
Reserved For Test
S/UNI-2488 Telecom Standard Product Datasheet
Released
496
Related parts for PM5381-BI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Saturn user network interface for 2488 Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
2 Megabit (256K x 8) 5.0 Volt-only CMOS Flash Memory
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Multi-rate Telecom Backplane SERDES for 2.5Gbit/s Interconnect
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
processor, Spectra-9953 Device Driver
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Ethernet, 8 Channel 10/100 Ethernet over SONET/SDH Mapping Device
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Single Chip ADM for 622 & 155Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Single Chip ADM for 622 & 155Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Multi-rate SATURN User Network Interface for 2x622 and 4x155
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR
Manufacturer:
PMC-Sierra, Inc.
Datasheet:
Part Number:
Description:
Processor, SONET/SDH Tributary Unit Payload Processor for 2488.32Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
Manufacturer:
PMC-Sierra, Inc.
Datasheet:
Part Number:
Description:
SONET/SDH, Single Chip 96 Port SONET/SDH Cross-Connect Switch Element
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
ATM, Sixteen Channel ATM PHY Interface for 155.52 Mbps
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, 4-Channel ATM and Bit HDLC User Network Interface
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Communications, Octal T1/E1/J1 Low Latency Transport Line Interface Device
Manufacturer:
PMC-Sierra, Inc.