PM4328-PI PMC-Sierra, Inc., PM4328-PI Datasheet - Page 105

no-image

PM4328-PI

Manufacturer Part Number
PM4328-PI
Description
Framer, T1|E1|T3 Standard Format, 324-BGA
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM4328-PI
Manufacturer:
PMC
Quantity:
22
Part Number:
PM4328-PI
Manufacturer:
ATMEL
Quantity:
320
STANDARD PRODUCT
DATASHEET
PMC-2011596
PROPRIETARY AND CONFIDENTIAL
ID[x], IFP[x]
Tim ed to
ICLK [1:28]
ID[x], IFP[x]
Tim ed to
gapped
ICLK [1:28]
ICLK[1:28]
ICLK[1:28]
IFP [1:28]
IFP [1:28]
ID[1 :28]
ID[1 :28]
Figure 21: Clock Master: Full T1/E1
In Clock Master: Full T1/E1 mode, the elastic store is bypassed and the ingress
clock (ICLK[x]) is a jitter attenuated version of the 1.544 MHz or 2.048 MHz
receive clock coming from the M13 multiplex. Jitter attenuation is selectable by
the RJATBYP bit in the T1/E1 Receive Options register. ICLK[x] is pulsed for
each bit in the 193 bit T1 or 256 bit E1 frame. The ingress data appears on ID[x]
and the ingress frame alignment is indicated by IFP[x]. In this mode,
demultiplexed T1 or E1 data passes through the TECT3 unchanged during out-
of-frame conditions, similar to an offline framer system. When the TECT3 is the
clock master in the ingress direction, the elastic store is used to buffer between
the ingress and egress clocks to facilitate per-Channel loopback.
Figure 22: Clock Master: NxChannel
In Clock Master: NxChannel mode, ICLK[x] is a gapped version of the jitter
attenuated 1.544 MHz or 2.048 MHz receive clock coming from the M13
multiplex. ICLK[x] is gapped on a per channel basis so that a subset of the 24
channels in the T1 frame or 32 channels in an E1 frame is extracted on ID[x].
IFP[x] indicates frame alignment but has no clock since it is gapped during the
framing bits. Channel extraction is controlled by the RPSC block. The framing bit
position is always gapped, so the number of ICLK[x] pulses is controllable from 0
to 192 pulses per T1 frame or 0 to 256 pulses per E1 frame on a per-channel
basis. In this mode, demultiplexed or demapped T1 or E1 streams pass through
Interface
Inte rface
System
System
Ingress
Ingress
ISIF
ISIF
ISSUE 1
Frame A lignmen t,
Frame A lignmen t,
Alarm Extraction
Alarm Extraction
Slip Bu ffer RA M
Slip Bu ffer RA M
Framer:
Framer:
Framer:
Framer:
FRM R
FRM R
FRAM
FRAM
92
Digital Jitter
Digita l Jitter
Attenuator
Attenuator
RJAT
RJAT
RECEIVER
RECEIVER
HIGH DENSITY T1/E1 FRAMER
AND M13 MULTIPLEXER
Receive CLK[1:28]
Receive Data[1:28]
Receive CLK[1:28]
Receive Data[1:28]
PM4328 TECT3

Related parts for PM4328-PI