PM4328-PI PMC-Sierra, Inc., PM4328-PI Datasheet - Page 164

no-image

PM4328-PI

Manufacturer Part Number
PM4328-PI
Description
Framer, T1|E1|T3 Standard Format, 324-BGA
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM4328-PI
Manufacturer:
PMC
Quantity:
22
Part Number:
PM4328-PI
Manufacturer:
ATMEL
Quantity:
320
STANDARD PRODUCT
DATASHEET
PMC-2011596
12.8 T1/E1 Framer Loopback Modes
PROPRIETARY AND CONFIDENTIAL
microprocessor access: when the BUSY bit is logic 1, the TPSC or RPSC is
processing an access request; when the BUSY bit is logic 0, the TPSC or RPSC
has completed the request.
The indirect write programming sequence for the TPSC (RPSC) is as follows:
1. Check that the BUSY bit in the TPSC (RPSC) µP Access Status Register is
2. Write the channel data to the TPSC (RPSC) Channel Indirect Data Buffer
3. Write RWB=0 and the channel address to the TPSC (RPSC) Channel Indirect
4. Poll the BUSY bit until it goes to logic 0. The BUSY bit will go to logic 1
5. If there is more data to be written, go back to step 1.
The indirect read programming sequence for the TPSC (RPSC) is as follows:
1. Check that the BUSY bit in the TPSC (RPSC) µP Access Status Register is
2. Write RWB=1 and the channel address to the TPSC (RPSC) Channel Indirect
3. Poll the BUSY bit, waiting until it goes to a logic 0. The BUSY bit will go to
4. Read the requested channel data from the TPSC (RPSC) Channel Indirect
5. If there is more data to be read, go back to step 1.
The TECT3 provides three loopback modes for T1/E1 links to aid in network and
system diagnostics. The internal T1/E1 line loopback can be initiated at any time
via the µP interface, but is usually initiated once an inband loopback activate
code is detected. The system Diagnostic Digital loopback can be initiated at any
time by the system via the µP interface to check the path of system data through
logic 0.
register.
Address/Control Register.
immediately after step 3 and remain at logic 1 until the request is complete.
logic 0.
Address/Control Register.
logic 1 immediately after step 2 and remain at logic 1 until the request is
complete.
Data Buffer register.
ISSUE 1
151
HIGH DENSITY T1/E1 FRAMER
AND M13 MULTIPLEXER
PM4328 TECT3

Related parts for PM4328-PI