PM4328-PI PMC-Sierra, Inc., PM4328-PI Datasheet - Page 166

no-image

PM4328-PI

Manufacturer Part Number
PM4328-PI
Description
Framer, T1|E1|T3 Standard Format, 324-BGA
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM4328-PI
Manufacturer:
PMC
Quantity:
22
Part Number:
PM4328-PI
Manufacturer:
ATMEL
Quantity:
320
STANDARD PRODUCT
DATASHEET
PMC-2011596
PROPRIETARY AND CONFIDENTIAL
ECLK[1:28]/EFP[1:28]/
ICLK[1:28]/ISIG[1:28]
receive clock and data (shown as RxD[x] and RxCLK[x] in the diagnostic
loopback figure) The data flow through a single T1/E1 framer in this loopback
condition is illustrated in Figure 36.
Figure 36: T1/E1 Diagnostic Digital Loopback
Per-Channel Loopback
The T1/E1 payload may be looped-back on a per-channel basis through the use
of the TPSC. If all channels are looped-back, the result is very similar to Payload
Loopback on other PMC framers. In order for per-channel loopback to operate
correctly, the Ingress Interface must be in Clock Master mode. The LOOP bit
must be set to logic 1 in the TPSC Internal Registers for each channel desired to
be looped back, and the PCCE bit must be set to logic 1 in the TPSC
Configuration register. When all these configurations have been made, the
ingress DS0s or timeslots selected will overwrite their corresponding egress
channels; the remaining egress channels will pass through intact. Note that
because the egress and ingress streams will not be superframe aligned, that any
robbed-bit signaling in the ingress stream may not fall in the correct frame once
looped-back, and that egress robbed-bit signaling will overwrite the looped-back
channel data if signaling insertion is enabled. PRBS generation and detection is
ESIG[1:28]
IFP[1:28]
ED[1:28]
CECLK*
CTCLK*
ID[1:28]
CICLK*
CEFP*
CIFP*
Interface
Interface
Egress
Ingress
ESIF
ISIF
ISSUE 1
Elastic
ELST
Store
Di agn ost i c Loopb ack
T1-XBAS/E1-TRAN
Frame Generation,
Signaling
Trunk Conditioning
I
BasicTransmitter:
153
Alarm Insertion,
Line Coding
ti
T1/E1-FRMR
Slip Buffer
Alignment,
Extraction
Framer/
FRAM
Framer:
Frame
RAM
Alarm
Timing Options
Digital Jitter
Attenuator
TOPS
TJAT
HIGH DENSITY T1/E1 FRAMER
Digital Jitter
Attenuator
RJAT
AND M13 MULTIPLEXER
TRANSMITTER
PM4328 TECT3
RECEIVER
TxCLK[1:28]
TxD[1:28]
RxCLK[1:28]
RxD[1:28]

Related parts for PM4328-PI