PM4328-PI PMC-Sierra, Inc., PM4328-PI Datasheet - Page 183

no-image

PM4328-PI

Manufacturer Part Number
PM4328-PI
Description
Framer, T1|E1|T3 Standard Format, 324-BGA
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM4328-PI
Manufacturer:
PMC
Quantity:
22
Part Number:
PM4328-PI
Manufacturer:
ATMEL
Quantity:
320
STANDARD PRODUCT
DATASHEET
PMC-2011596
12.12 Serial Clock and Data Format
12.13 PRGD Pattern Generation
PROPRIETARY AND CONFIDENTIAL
The Serial Clock and Data interfaces are able to carry the complete payload for
28 T1s or 21 E1s. Each T1 or E1 is assigned to one transmit pin and one
receive data pin for the payload. As appropriate, additional pins may exist for the
T1/E1 clock, signaling bits and/or frame pulse, depending on the specific
interface mode selected. The formatting of these bits is outlined in greater deail
in the Functional Timing section of this document.
In T1 mode, all 28 sets of clock and data pins are used in each direction.
In normal E1 mode, the first 21 sets of clock and data pins are used in each
direction. The clock and data pins numbered between 22 and 28 are not
defined, as the 22
In ITU-T G.747 mutiplexed E1 mode, every fourth set of clock and data pins are
not used in each direction. (i.e. Pins 1-3, 5-7, 9-11, 13-15, 17-19, 21-23, 25-27
are defined while pins 4, 8, 12, 16, 20, 24, and 28 are not defined.) This is
because the 4
this mode.
The pattern generator can be configured to generate pseudo random patterns or
repetitive patterns as shown in Figure 41 below:
127
66
67
90
91
·
·
·
·
·
·
th
, 8
th
nd
, 12
through 28
ISSUE 1
th
, 16
th
, 20
th
framer blocks are not used in this mode.
th
, 24
th
170
and 28
th
framer blocks are not used in
HIGH DENSITY T1/E1 FRAMER
undefined
undefined
undefined
AND M13 MULTIPLEXER
21
3
·
·
·
·
·
·
PM4328 TECT3

Related parts for PM4328-PI