PM4328-PI PMC-Sierra, Inc., PM4328-PI Datasheet - Page 23

no-image

PM4328-PI

Manufacturer Part Number
PM4328-PI
Description
Framer, T1|E1|T3 Standard Format, 324-BGA
Manufacturer
PMC-Sierra, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM4328-PI
Manufacturer:
PMC
Quantity:
22
Part Number:
PM4328-PI
Manufacturer:
ATMEL
Quantity:
320
STANDARD PRODUCT
DATASHEET
PMC-2011596
PROPRIETARY AND CONFIDENTIAL
· Provides seven 8Mb/s H-MVIP interfaces for synchronous access to all
· Provides a single 8Mb/s H-MVIP interface for common channel signaling
· All links accessed via the H-MVIP interface will be synchronously timed to the
· H-MVIP access for Channel Associated Signaling is available with the
· Compatible with H-MVIP PCM backplanes supporting 8.192 Mbit/s.
Scaleable Bandwidth Interconnect (SBI) Bus:
· Provides a high density byte serial interconnect for all framed and unframed
· External devices can access unframed DS3, framed unchannelized DS3,
· Framed and unframed T1 access can be selected on a per T1 basis.
· Synchronous access for T1 DS0 channels is supported in a locked format
· Channel associated signaling bits for channelized T1 are explicitly identified
· Transmit timing is mastered either by the TECT3 or a layer 2 device
channel associated signaling (CAS) bits for all T1 DS0s or E1 timeslots. The
CAS bits occupy one nibble of every byte on the H-MVIP interfaces and are
repeated over the entire T1 or E1 multi-frame.
(CCS) channels as well as V5.1 and V5.2 channels. In T1 mode DS0 24 is
available through this interface. In E1 mode timeslots 15, 16 and 31 are
available through this interface.
common H-MVIP clock and frame alignment signals, CMV8MCLK, CMVFP,
CMVFPC.
Scaleable Bandwidth Interconnect bus as an optional replacement for CAS
access over the SBI bus as well as with the H-MVIP data interface. Common
Channel Signaling H-MVIP access is available with the SBI bus, serial PCM
and H-MVIP data interfaces.
TECT3 links. Utilizes an Add/Drop configuration to asynchronously mutliplex
up to 84 T1s or 3 DS3s, equivalent to three TECT3s, with multiple payload or
link layer processors.
unframed (clear channel) T1s or framed T1s over this interface.
mode.
across bus.
connecting to the SBI bus. Timing mastership is selectable on a per tributary
basis, where a tributary is either an individual T1 or a DS3.
ISSUE 1
10
HIGH DENSITY T1/E1 FRAMER
AND M13 MULTIPLEXER
PM4328 TECT3

Related parts for PM4328-PI