MD1210 Supertex, Inc., MD1210 Datasheet
MD1210
Related parts for MD1210
MD1210 Summary of contents
Page 1
... The high-speed input stage of the MD1210 can operate from 1.2 to 5.0V logic interface with an optimum operating input signal range of 1.8 to 3.3V. An adaptive threshold circuit is used to set the level translator switch threshold to the average of the input logic 0 and logic 1 levels ...
Page 2
... V -0 1.0 2 MD1210 12 1 12-Lead QFN (K6) (top view Last Digit of Year Sealed W = Code for Week Sealed L = Lot Number = “Green” Packaging 12-Lead QFN (K6 3.3V 25° Units Conditions V --- V --- V --- mA µA No input transitions µA mA One channel on at 5.0Mhz, ...
Page 3
... Logic input edge speed require ment - 1000pF, LOAD see timing diagram - ns Input signal rise/fall time of 2ns - For each channel - Device to device delay match Output OUT MD1210 OUT ...
Page 4
... PHL 90% 10 Logic Input Threshold 3 3.5 VDD1 VDD2 Level Shifter Level Shifter VSS2 VDD2 Level Shifter SUB GND VSS1 VSS2 4 VDD1 VDD2 VH MD1210 OE INA INB GND VSS1 VSS2 1.5 1.0 0.6V 0.5 0 1.0 2.0 4.0 3.0 5.0 V (volts OUT VL VH OUT VL MD1210 OUTA OUTB ...
Page 5
... GND to logic level high, which is 1.2V to 5.0V. Good trace practices should be followed correspond- ing to the desired operating speed. The internal circuitry of the MD1210 is capable of operating up to 100MHz, with the primary speed limitation being the loading effects of the load capacitance. Because of this speed and the high transient currents that result with capacitive loads, the bypass capaci- tors should be as close to the chip pins as possible ...
Page 6
... This dimension is not specified in the original JEDEC drawing. The value listed is for reference only. Drawings not to scale. Supertex Doc. #: DSPD-12QFNK64X4P080, Version NR070208. (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.) Doc.# DSFP-MD1210 C070208 θ ...