TDA19997HL NXP Semiconductors, TDA19997HL Datasheet

no-image

TDA19997HL

Manufacturer Part Number
TDA19997HL
Description
Smart Hdmi 1.4 4 1 Switch With Auto-adaptive Equalizer
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA19997HL
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
TDA19997HL/C1
Manufacturer:
PHI
Quantity:
1 849
Part Number:
TDA19997HL/C1
Manufacturer:
NXP
Quantity:
748
Part Number:
TDA19997HL/C1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
TDA19997HL/C1,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA19997HL/C1,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA19997HL/C1,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA19997HLC1
Manufacturer:
INF
Quantity:
4 734
1. General description
2. Features
The High-Definition Multimedia Interface (HDMI) switch enables connection of multiple
DVI/HDMI inputs to a receiver with at least one input. The TDA19997HL is a switch with
four HDMI 1.4 compliant DVI/HDMI inputs and one DVI/HDMI output. Each HDMI input
has its own dedicated embedded EDID memory. A fifth DDC-bus input is available for
VGA or second HDMI input of SoC. The built-in auto-adaptive equalizer improves signal
quality, allowing the use of cable lengths up to 30 m.
The TDA19997HL supports Deep Color mode in 10-bit and 12-bit per channel up to
1920 × 1080p at 50/60 Hz. The TDA19997HL supports DVI/HDMI streams with or without
High-bandwidth Digital Content Protection (HDCP 1.3) and all Data Island packets.
The TDA19997HL settings are controllable via the I
TDA19997HL
Smart HDMI 1.4 (4 : 1) switch with auto-adaptive equalizer
Rev. 02 — 22 December 2009
Complies with the HDMI 1.4, DVI 1.0, EIA/CEA-861D and HDCP 1.3 standards
Four independent DVI/HDMI inputs, up to 2.25 gigasamples per second
Pin compatible with TDA9996/TDA9995
Robust auto-adaptive equalizer (up to 20 m AWG26 at 2.25 Gbit/s)
Robust auto-adaptive equalizer (up to 30 m AWG24 at 1.5 Gbit/s)
Integrated 50 Ω single-ended termination resistors
+5 V signal detection for each HDMI input
Supports color depth processing at 24-bit, 30-bit or 36-bit per pixel
Supports all Data Island packets
Activity detection on each input, manages output activity and power consumption
Extended mode: re-generate output TMDS waveform removing jitter and skew
Frequency measurement allowing direct reading of format/resolution
Automatic mode for main features:
Display Data Channel (DDC) bus:
Automatic Hot Plug Detect (HPD) generation and termination resistors
management
Automatic HPD generation with programmable duration
Automatic EDID load
5 V tolerant, DDC-bus inputs with bit rates up to 400 kbit/s
One DDC-bus output with the same latency as the HDMI stream pipeline delay
DDC-bus master switch functionality avoids bus corruption
2
C-bus.
Product data sheet

Related parts for TDA19997HL

TDA19997HL Summary of contents

Page 1

... General description The High-Definition Multimedia Interface (HDMI) switch enables connection of multiple DVI/HDMI inputs to a receiver with at least one input. The TDA19997HL is a switch with four HDMI 1.4 compliant DVI/HDMI inputs and one DVI/HDMI output. Each HDMI input has its own dedicated embedded EDID memory. A fifth DDC-bus input is available for VGA or second HDMI input of SoC ...

Page 2

... YCbCr or RGB Hi-Speed video digitizer Projector Home theater AVR Switch box TDA19997HL_2 Product data sheet Smart HDMI 1 switch with auto-adaptive equalizer EDID) memory C-bus, example for AVR applications Rev. 02 — 22 December 2009 TDA19997HL © NXP B.V. 2009. All rights reserved ...

Page 3

... Product data sheet Smart HDMI 1 switch with auto-adaptive equalizer Conditions IEC 61000-4-2 class 3 (contact discharge) Package Name Description LQFP100 plastic low profile quad flat package; 100 leads; body 14 × 14 × 1.4 mm Rev. 02 — 22 December 2009 TDA19997HL Min Typ Max Unit 2. GHz 3.13 3.3 3 ...

Page 4

... EQ RT AND EQ HDMI SWITCH RT AND EQ RT AND EQ HP_BIAS EDID HP_BIAS DDC HP_BIAS BUFFER MASTER SWITCH HP_BIAS REGULATOR Rev. 02 — 22 December 2009 TDA19997HL TDA19997 OUT_C+ OUT_C− OUT_D0+ OUT_D0− OUT_D1+ OUT_D1− OUT_D2+ OUT_D2− I2C_SDA 2 I C-BUS I2C_SCL INTERRUPT INT_N/MUTE ...

Page 5

... HDMI input A positive data channel ground 19 I HDMI input A negative data channel HDMI input A positive data channel HDMI input A supply voltage; 3 HDMI input A negative data channel 2 Rev. 02 — 22 December 2009 TDA19997HL 75 51 001aak372 © NXP B.V. 2009. All rights reserved ...

Page 6

... System level ESD protection 58 I HDMI input C Hot Plug Detect tolerant 59 I input C HDMI + I/O HDMI input/output C DDC-bus serial data; open-drain tolerant Rev. 02 — 22 December 2009 TDA19997HL 2 C-bus mode detection © NXP B.V. 2009. All rights reserved ...

Page 7

... HDMI output positive data channel HDMI output negative data channel ground 99 O HDMI output positive data channel 0 100 O HDMI output negative data channel 0 Rev. 02 — 22 December 2009 TDA19997HL © NXP B.V. 2009. All rights reserved ...

Page 8

... EDID memory. Full DDC-bus functionality is provided by the TDA19997HL, including level-shifting. 8.1 HDMI input The TDA19997HL supports bit rate inputs up to 2.25 Gbit/s enabling high frame rate formats such as 1080p60, 1080i120 and 720p120 in 36-bit Deep Color mode. The termination resistor control (R12K) needs an external resistor of 12 kΩ ± ...

Page 9

... OUT_DDC_CLK are high-impedance. In addition, pins RXx_DDC_DAT and RXx_DDC_CLK are high-impedance when the device is not 5 V supplied. TDA19997HL acts as a DDC-bus master switch to prevent bus corruption. When the input selection changes, the upstream DDC-bus communication (using RXx_DDC_DAT and RXx_DDC_CLK) is disconnected and a stop bit is sent on the downstream DDC-bus communication (using OUT_DDC_DAT and OUT_DDC_CLK) ...

Page 10

... NXP Semiconductors 8.9 HDMI output The TDA19997HL HDMI output port is only activated when data is detected on the selected input. HDMI output can be switched off (high-impedance) using an I • Idle mode: HDMI output is either fixed at a constant value (fail-safe protection) or high-impedance. Configuration is performed using an I fixed at a constant value, it creates a voltage difference in the differential pairs and stabilizes the receiver differential amplifier ...

Page 11

... To access registers, the TDA19997HL uses the C-bus slave device. Pin I2C_SCL is used as the input pin. Both Fast-mode (400 kHz) and Standard-mode (100 kHz) are supported by the TDA19997HL. The slave I address is shown in 2 The I C-bus slave address is 1100 R/W. Address bit values are stored in the non-volatile configuration memory and enable selection of the slave address ...

Page 12

... SLAVE ADDRESS SUBADDRESS 2 C-bus access Conditions IEC 61000-4-2 class 3 (contact discharge) IEC 61000-4-2 class 2 (contact discharge) EIA/JESD22-A114-F (human body model) class 2 EIA/JESD22-A115-A (machine model) class B EIA/JESD22-C101-D (FCDM) class IV Rev. 02 — 22 December 2009 TDA19997HL DATA STOP 001aaf292 Min Max Unit −0.5 +4.6 V −0.5 +2.5 V −0.5 +0.5 V − ...

Page 13

... DDH(1V8) and V DDH(3V3) DDDC(3V3) Conditions Pin 8 Pin 45 Pin 49.5 K/W th(j-a) Rev. 02 — 22 December 2009 TDA19997HL Conditions Typ 49.5 18 1.95 V; DDDC(1V8 and V = 1.8 V and DDH(1V8) DDDC(1V8) Min Typ Max 3.13 3 ...

Page 14

... I C-bus + HDMI, No HDMI activity on selected input from source 3 Operating mode; all on, with HDMI activity on selected input 3.3 V 1.8 V total power consumption in Operating mode Rev. 02 — 22 December 2009 TDA19997HL = 1. 1.95 V; DDDC(1V8) and V = 1.8 V and DDH(1V8) DDDC(1V8) Min Typ Max Unit - - 0 mW ...

Page 15

... pF pF [5] [6][5] Standard-mode Fast-mode Standard-mode Fast-mode number of cycles at = 125 ° Rev. 02 — 22 December 2009 TDA19997HL = 1. 1.95 V; DDDC(1V8 and V = 1.8 V and DDH(1V8) DDDC(1V8) Min Typ Max [4] 150 - 1200 2.735 - 3.475 400 525 600 3.125 3 ...

Page 16

... V DDx(1V8) DD(1V8) = sum of current from all V DDx(3V3) DD(3V3) Rev. 02 — 22 December 2009 TDA19997HL 001aak378 V DDx(1V8) V DDx(3V3) 150 200 250 f (MHz) TMDS supply pins. supply pins, excluding current from HDMI source. © NXP B.V. 2009. All rights reserved. ...

Page 17

... Typical jitter measurement in 720p60 24-bit deep 001aak368 40 Jitter (% Tbit AWG26 AWG24 e. Typical jitter measurement in 1080p60 36-bit deep Rev. 02 — 22 December 2009 TDA19997HL TDA19997 TP2 TP3 (cable output) (switch output) 001aak373 001aak367 TP2 TP3 TP1 ...

Page 18

... Typical eye diagram in 1080p60 36-bit deep color video format Rev. 02 — 22 December 2009 TDA19997HL 001aak375 0.538 1.076 1.614 2.152 2.690 t (ns) 001aak377 179.6 359.2 538.8 718.4 898.0 t (ps) © NXP B.V. 2009. All rights reserved. ...

Page 19

... Mandatory. (2) Recommended. Fig 7. Application diagram TDA19997HL_2 Product data sheet Smart HDMI 1 switch with auto-adaptive equalizer 100 nF 100 nF TDA19997 100 nF 47 kΩ (1) Rev. 02 — 22 December 2009 TDA19997HL 47 kΩ (1) 100 nF 47 kΩ (2) 100 nF V DDH(1V8 kΩ 1% R12K V 74 DD(3V3 ...

Page 20

... scale (1) ( 0.20 14.1 14.1 16.25 16.25 0.5 1 0.09 13.9 13.9 15.75 15.75 REFERENCES JEDEC JEITA MS-026 Rev. 02 — 22 December 2009 TDA19997HL detail (1) (1) θ 0.75 1.15 1.15 7 0.2 0.08 0.08 0.45 0.85 0.85 0 EUROPEAN ISSUE DATE PROJECTION 00-02-01 03-02-20 © NXP B.V. 2009. All rights reserved. ...

Page 21

... Inter-Integrated Circuit Liquid Crystal Display Machine Model Multi-Time Programmable Power-On Reset Red/Green/Blue Resistor Termination System on a Chip Transition Minimized Differential Signaling Video Graphic Array Y = Luminance Chroma blue Chroma red Rev. 02 — 22 December 2009 TDA19997HL © NXP B.V. 2009. All rights reserved ...

Page 22

... Smart HDMI 1 switch with auto-adaptive equalizer Data sheet status Change notice Product data sheet - “Features”: updated ESD part data”: updated ESD part values”: updated ESD part Objective data sheet - Rev. 02 — 22 December 2009 TDA19997HL Supersedes TDA19997_1 - © NXP B.V. 2009. All rights reserved ...

Page 23

... Arques Avenue Suite 100, Sunnyvale CA 94085, USA, e-mail: admin@hdmi.org. 18.5 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners C-bus — logo is a trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com Rev. 02 — 22 December 2009 TDA19997HL © NXP B.V. 2009. All rights reserved ...

Page 24

... Power management . . . . . . . . . . . . . . . . . . . .10 Table 5. Default slave address . . . . . . . . . . . . . . . . . . . 11 Table 6. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .12 Table 7. Thermal characteristics . . . . . . . . . . . . . . . . . .13 Table 8. Characteristics . . . . . . . . . . . . . . . . . . . . . . . . .13 Table 9. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . .21 Table 10. Revision history . . . . . . . . . . . . . . . . . . . . . . . .22 TDA19997HL_2 Product data sheet Smart HDMI 1 switch with auto-adaptive equalizer Rev. 02 — 22 December 2009 TDA19997HL © NXP B.V. 2009. All rights reserved ...

Page 25

... Typical jitter measurement . . . . . . . . . . . . . . . . . .17 Fig 6. Typical eye diagram measurement with Tx compliancy mask . . . . . . . . . . . . . . . . . . . . . .18 Fig 7. Application diagram . . . . . . . . . . . . . . . . . . . . . . .19 Fig 8. Package outline SOT407-1 (LQFP100 .20 TDA19997HL_2 Product data sheet Smart HDMI 1 switch with auto-adaptive equalizer Rev. 02 — 22 December 2009 TDA19997HL © NXP B.V. 2009. All rights reserved ...

Page 26

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2009. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com TDA19997HL All rights reserved. Date of release: 22 December 2009 Document identifier: TDA19997HL_2 ...

Related keywords