HT36A1 Holtek Semiconductor Inc., HT36A1 Datasheet

no-image

HT36A1

Manufacturer Part Number
HT36A1
Description
Ht36a1 -- Music Synthesizer 8-bit Mcu
Manufacturer
Holtek Semiconductor Inc.
Datasheet
Technical Document
Features
General Description
The HT36A1 is an 8-bit high performance RISC-like
microcontroller specifically designed for music applica-
tions. It provides an 8-bit MCU and a 8 channel
wavetable synthesizer. The program ROM is composed
of both program control codes and wavetable voice
codes, and can be easily programmed.
Block Diagram
Rev. 1.10
Tools Information
FAQs
Application Note
Operating voltage: 2.4V~5.0V
Operating frequency: 3.58MHz~12MHz (typ. 8MHz)
24 bidirectional I/O lines
Two 8-bit programmable timer with 8 stage prescaler
Watchdog Timer
Built-in 8-bit MCU with 208 8 bits RAM
Built-in 64K 16-bit ROM for program/data shared
Stereo output
High D/A converter resolution: 16 bits
Polyphonic up to 8 notes
Independent volume mix can be assigned to each
sound component
Music Synthesizer 8-Bit MCU
1
The HT36A1 has a built-in 8-bit microprocessor which
programs the synthesizer to generate the melody by
setting the special register from 20H~2AH. A HALT fea-
ture is provided to reduce power consumption.
Sampling rate of 25kHz as 6.4MHz for system
frequency
Eight-level subroutine nesting
HALT function and wake-up feature to reduce power
consumption
Bit manipulation instructions
16-bit table read instructions
63 powerful instructions
All instructions in 1 or 2 machine cycles
28-pin SOP, 48-pin SSOP package
HT36A1
March 12, 2007

Related parts for HT36A1

HT36A1 Summary of contents

Page 1

... Polyphonic notes Independent volume mix can be assigned to each sound component General Description The HT36A1 is an 8-bit high performance RISC-like microcontroller specifically designed for music applica- tions. It provides an 8-bit MCU and a 8 channel wavetable synthesizer. The program ROM is composed of both program control codes and wavetable voice codes, and can be easily programmed ...

Page 2

... Pin Assignment Pad Assignment * The IC substrate should be connected to VSS in the PCB layout artwork. Rev. 1.10 2 Chip size: 2225 3075 ( m) 2 HT36A1 March 12, 2007 ...

Page 3

... Function =f /8). The system clock may come from OSC2 OSC +5.5V Storage Temperature ........................... 125 C SS +0.3V Operating Temperature .......................... HT36A1 Unit 152.100 41.500 58.500 169.100 269.100 379.700 479.700 590.300 1386.150 46.550 1386.150 1386.150 1386.150 1386.150 1386 ...

Page 4

... System HALT V =0. =4. Test Conditions Min. V Conditions DD 5V 8MHz crystal 5V 4 Without WDT prescaler HT36A1 Ta=25 C Typ. Max. Unit 16 2.5 V Ta=25 C Typ. Max. Unit 8 MHz 8 MHz ...

Page 5

... Characteristics Curve Rev. 1.10 5 HT36A1 March 12, 2007 ...

Page 6

... Function Description Execution Flow The system clock for the HT36A1 is derived from either a crystal oscillator. The oscillator frequency di- vided the system clock for the MCU ( and it is internally divided into four OSC SYS non-overlapping clocks. One instruction cycle consists of four system clock cycles ...

Page 7

... Wavetable ROM The ST11~0 is used to defined the start address of each sample on the wavetable and read the waveform data from the location. HT36A1 provides 16 output address lines from WA16~0, the ST11~0 is used to locate the major 16 bits i.e. WA16~5 and the undefined data from WA4~0 is always set to 00000b ...

Page 8

... And writing directly results in no operation. Rev. 1.10 The function of data movement between two indirect ad- dressing registers, is not supported. The memory pointer registers, MP0 and MP1, are 8-bit register which can be used to access the data memory by combining corresponding indirect addressing registers. RAM Mapping 8 HT36A1 March 12, 2007 ...

Page 9

... Interrupt The HT36A1 provides two internal timer counter inter- rupts on each bank. The Interrupt Control register (INTC;0BH) contains the interrupt control bits that sets the enable/disable and the interrupt request flags. ...

Page 10

... CALL subroutine operates in the interrupt subroutine, it may damage the original control sequence. Oscillator Configuration The HT36A1 provides two types of oscillator circuit for the system clock, i.e., RC oscillator and crystal oscilla- tor. No matter what type of oscillator, the signal divided used for the system clock (f HALT mode stops the system oscillator and ignores ex- ternal signal to conserve power ...

Page 11

... The HALT mode is initialized by a HALT instruction and results in the following... The system oscillator will turn off but the WDT oscilla- tor keeps running (If the WDT oscillator is selected). Watchdog Timer WDT The contents of the on-chip RAM and registers remain unchanged Watchdog Timer 11 HT36A1 Division Ratio 1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 ...

Page 12

... The functional units chip reset status are shown below. Program Counter Interrupt Prescaler WDT (sys- SYS Timer Counter (0/1) Input/output ports Stack Pointer Reset Circuit Reset Timing Chart 12 HT36A1 000H Disable Clear Clear. After master reset, WDT begins counting Off Input mode Points to the top of stack March 12, 2007 ...

Page 13

... HT36A1 RES Reset WDT Time-out (HALT) (HALT)* uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu 0000H 0000H ...

Page 14

... CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator. Each line of port A has the capability to wake-up the de- vice. 14 HT36A1 Timer 0/1 March 12, 2007 ...

Page 15

... A_R VL9 VL8 ENV1 ENV0 Unused VL7 VL6 VL5 VL4 VL3 VR7 VR6 VR5 VR4 VR3 Unused General purpose data memory (same as 8-Bit MCU) 15 HT36A1 DA10 DA9 DA8 DA2 DA1 DA0 SELW SELW DAON Left Right CH2 CH1 CH0 FR10 ...

Page 16

... Left and Right volume control The HT36A1 provides the left and right volume control independently. The left and right volume are con- trolled by VL9~0 and VR9~0 respectively. The chip ...

Page 17

... The relation- ship is shown in the following table. The PCM code definition The HT36A1 can only solve the voice format of the signed 8-bit raw PCM. And the MCU will take the voice code 80H as the end code. ...

Page 18

... Application Circuit Rev. 1. HT36A1 March 12, 2007 ...

Page 19

... Rotate data memory left through carry Data Move MOV A,[m] Move data memory to ACC MOV [m],A Move ACC to data memory MOV A,x Move immediate data to ACC Bit Operation CLR [m].i Clear bit of data memory SET [m].i Set bit of data memory Rev. 1.10 Description 19 HT36A1 Instruction Flag Cycle Affected 1 Z,C,AC,OV (1) 1 Z,C,AC,OV 1 Z,C,AC,OV 1 Z,C,AC,OV (1) 1 ...

Page 20

... The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged. Rev. 1.10 Description 20 HT36A1 Instruction Flag Cycle Affected 2 None (2) 1 None ...

Page 21

... Add the accumulator to the data memory Description The contents of the specified data memory and the accumulator are added. The result is stored in the data memory. Operation [m] ACC+[m] Affected flag(s) TO Rev. 1.10 PDF PDF PDF PDF PDF HT36A1 March 12, 2007 ...

Page 22

... Program Counter+1 Program Counter Affected flag(s) TO CLR [m] Clear data memory Description The contents of the specified data memory are cleared to 0. Operation [m] 00H Affected flag(s) TO Rev. 1.10 PDF PDF PDF addr PDF PDF HT36A1 March 12, 2007 ...

Page 23

... Each bit of the specified data memory is logically complemented (1 s complement). Bits which previously contained a 1 are changed to 0 and vice-versa. Operation [m] [m] Affected flag(s) TO Rev. 1.10 PDF PDF PDF PDF PDF HT36A1 March 12, 2007 ...

Page 24

... Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged. Operation ACC [m] 1 Affected flag(s) TO Rev. 1.10 PDF (ACC.3~ACC.0)+6, AC1=AC (ACC.3~ACC.0), AC1=0 ACC.7~ACC.4+6+AC1,C=1 ACC.7~ACC.4+AC1,C=C PDF PDF PDF HT36A1 March 12, 2007 ...

Page 25

... Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC [m] Affected flag(s) TO Rev. 1.10 Program Counter+1 PDF PDF PDF addr PDF PDF HT36A1 March 12, 2007 ...

Page 26

... Data in the data memory (one of the data memories) and the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory. Operation [m] ACC OR [m] Affected flag(s) TO Rev. 1.10 PDF PDF Program Counter+1 PDF PDF PDF PDF HT36A1 March 12, 2007 ...

Page 27

... The contents of the data memory remain unchanged. Operation ACC.(i+1) ACC.0 [m].7 Affected flag(s) TO Rev. 1.10 Stack PDF Stack PDF Stack PDF PDF [m].i; [m].i:bit i of the data memory (i=0~6) PDF HT36A1 March 12, 2007 ...

Page 28

... Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position. Operation [m].i [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m]. [m].0 Affected flag(s) TO Rev. 1.10 PDF [m].i; [m].i:bit i of the data memory (i=0~6) PDF PDF PDF PDF HT36A1 March 12, 2007 ...

Page 29

... Otherwise proceed with the next instruction (1 cycle). Operation Skip if ([m] 1)=0, ACC Affected flag(s) TO Rev. 1.10 PDF PDF PDF ([m] 1) PDF ([m] 1) PDF HT36A1 March 12, 2007 ...

Page 30

... Other- wise proceed with the next instruction (1 cycle). Operation Skip if [m].i 0 Affected flag(s) TO Rev. 1.10 PDF PDF ([m]+1) PDF ([m]+1) PDF PDF HT36A1 March 12, 2007 ...

Page 31

... The low-order and high-order nibbles of the specified data memory are interchanged, writ- ing the result to the accumulator. The contents of the data memory remain unchanged. Operation ACC.3~ACC.0 ACC.7~ACC.4 Affected flag(s) TO Rev. 1.10 PDF PDF PDF [m].7~[m].4 PDF [m].7~[m].4 [m].3~[m].0 PDF HT36A1 March 12, 2007 ...

Page 32

... The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] ROM code (low byte) TBLH ROM code (high byte) Affected flag(s) TO Rev. 1.10 PDF PDF PDF PDF PDF HT36A1 March 12, 2007 ...

Page 33

... Logical XOR immediate data to the accumulator Description Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op- eration. The result is stored in the accumulator. The 0 flag is affected. Operation ACC ACC XOR x Affected flag(s) TO Rev. 1.10 PDF PDF PDF HT36A1 March 12, 2007 ...

Page 34

... Package Information 28-pin SOP (300mil) Outline Dimensions Symbol Rev. 1.10 Dimensions in mil Min. Nom. 394 290 14 697 HT36A1 Max. 419 300 20 713 104 March 12, 2007 ...

Page 35

... SSOP (300mil) Outline Dimensions Symbol Rev. 1.10 Dimensions in mil Min. Nom. 395 291 8 613 HT36A1 Max. 420 299 12 637 March 12, 2007 ...

Page 36

... Spindle Hole Diameter D Key Slit Width T1 Space Between Flange T2 Reel Thickness SSOP 48W Symbol Description A Reel Outer Diameter B Reel Inner Diameter C Spindle Hole Diameter D Key Slit Width T1 Space Between Flange T2 Reel Thickness Rev. 1.10 Dimensions in mm 330 1.0 62 1.5 13.0+0.5 0.2 2.0 0.5 24.8+0.3 0.2 30.2 0.2 Dimensions in mm 330 1.0 100 0.1 13.0+0.5 0.2 2.0 0.5 32.2+0.3 0.2 38.2 0.2 36 HT36A1 March 12, 2007 ...

Page 37

... Description W Carrier Tape Width P Cavity Pitch E Perforation Position F Cavity to Perforation (Width Direction) D Perforation Diameter D1 Cavity Hole Diameter P0 Perforation Pitch P1 Cavity to Perforation (Length Direction) A0 Cavity Length B0 Cavity Width K0 Cavity Depth t Carrier Tape Thickness C Cover Tape Width Rev. 1.10 Dimensions in mm 24.0 0.3 12.0 0.1 1.75 0.1 11.5 0.1 1.5+0.1 1.5+0.25 4.0 0.1 2.0 0.1 10.85 0.1 18.34 0.1 2.97 0.1 0.35 0.01 21.3 37 HT36A1 March 12, 2007 ...

Page 38

... Carrier Tape Width P Cavity Pitch E Perforation Position F Cavity to Perforation (Width Direction) D Perforation Diameter D1 Cavity Hole Diameter P0 Perforation Pitch P1 Cavity to Perforation (Length Direction) A0 Cavity Length B0 Cavity Width K1 Cavity Depth K2 Cavity Depth t Carrier Tape Thickness C Cover Tape Width Rev. 1.10 Dimensions in mm 32.0 0.3 16.0 0.1 1.75 0.1 14.2 0.1 2.0 Min. 1.5+0.25 4.0 0.1 2.0 0.1 12.0 0.1 16.20 0.1 2.4 0.1 3.2 0.1 0.35 0.05 25.5 38 HT36A1 March 12, 2007 ...

Page 39

... Holtek s products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw. Rev. 1.10 39 HT36A1 March 12, 2007 ...

Related keywords