CD2231 Intel Corporation, CD2231 Datasheet - Page 136

• Manufacturer Part Number: CD2231
• Description: CD2231 Intelligent Two-channel Lan And Wan Communications Controller
• Manufacturer: Intel Corporation

CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
8.5.3.5
8.5.3.6
136
Register Name: TDR
Register Description: Transmit Data
Default Value: x’00
Access: Byte Write Only
Register Name: TEOIR
Register Description: Transmit End of Interrupt
Default Value: x’00
Access: Byte Write only
TermBuff
Bit 7
Bit 7
D7
Note: If current interrupt is a transmit end-of-buffer interrupt, setting this bit at the end of the service
Transmit Data Register (TDR)
This register accesses the transmit data FIFO of a channel, interrupting for transmit data transfer.
This register address is used for all channels to transfer transmit FIFO data to the host, if
programmed in Interrupt Transfer mode. Data must be written as bytes, and follows the rules listed
in
valid on A/D[0–7]; if BYTESWAP is low, data must be valid on A/D[8–15] because the TDR is on
an even address.
Transmit End of Interrupt Register (TEOIR)
The Transmit End of Interrupt register must be written to by the corresponding host interrupt
service routine to signal to the CD2231 that the current interrupt service is concluded. This must be
the last access to the CD2231 during an interrupt service routine. Writing to this register generates
an internal end of interrupt signal which pops the CD2231 interrupt context stack.
Depending on the circumstances of an individual interrupt service, the host can be required to pass
a parameter to the CD2231 through these registers.
Bit 7
routine causes the next buffer to be terminated also.
Bit 6
Bit 5
Bit 4
Section 7.4
Bit 6
Bit 6
EOF
D6
for positioning valid data on the bus. If the BYTESWAP pin is high, data must be
1 = Terminate buffer in DMA mode forces the current buffer to be discarded.
End of frame in Synchronous modes using interrupt-driven data transfer
0 = this data transfer does not complete the frame/block.
1 = this data transfer does complete the frame/block.
Set General Timer 2 in Synchronous modes
0 = do not set General Timer 2.
1 = load the value, provided in TISR, to General Timer 2.
Set General Timer 1 in Synchronous modes
0 = do not set General Timer 1.
1 = load the value, provided in TISR, to the high byte of General Timer 1.
SetTm2
Bit 5
Bit 5
D5
SetTm1
Bit 4
Bit 4
D4
Notrans
Bit 3
Bit 3
D3
Bit 2
Bit 2
D2
0
Motorola Hex Address: x’F8
Motorola Hex Address: x’85
Bit 1
Bit 1
D1
0
Intel Hex Address: x’F8
Intel Hex Address: x’86
Datasheet
Bit 0
Bit 0
D0
0