CD2231 Intel Corporation, CD2231 Datasheet - Page 139

• Manufacturer Part Number: CD2231
• Description: CD2231 Intelligent Two-channel Lan And Wan Communications Controller
• Manufacturer: Intel Corporation

8.5.4.4
8.6
8.6.1
Datasheet
Register Name: MEOIR
Register Description: Modem End of Interrupt
Default Value: x’00
Access: Byte Write only
Register Name: DMR
Register Description: DMA Mode
Default Value: x’00
Access: Byte Write only
EnSync
Bit 7
Bit 7
0
During an interrupt service routine, the host can use this register to provide a binary timer value to
one of the timers (Sync modes only), as detailed in the Modem End of Interrupt register. The host
can only load one of the two timers in each interrupt service routine.
Modem End of Interrupt Register (MEOIR)
Bits 7:6
Bit 5
Bit 4
Bits 3:0
DMA Registers
DMA Mode Register (DMR)
This register is write only. No misoperation occurs if the register is read, but the read value is not
consistent.
Bit 7
Bits 6:4
Bit 6
Bit 6
0
0
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Reserved – must be ‘0’.
Set General Timer 2 in Synchronous modes
0 = do not set General Timer 2.
1 = load the value, provided in MISR, to General Timer 2.
Set General Timer 1 in Synchronous modes
0 = do not set General Timer 1.
1 = load the value, provided in MISR, to the high byte of General Timer 1.
At the end of an interrupt service routine, the user can set the timer by setting a timer
value in the Modem Interrupt Status register. When the timer reaches ‘0’, the
CD2231 generates a modem/timer group interrupt to the host.
Reserved – must be ‘0’.
Internal DTACK synchronization enable. If external synchronization of DTACK*
with BUSCLK is not provided, an internal synchronization can be enabled by setting
this bit (Revision D and later).
Reserved – must be ‘0’.
SetTm2
Bit 5
Bit 5
0
SetTm1
Bit 4
Bit 4
0
ByteDMA
Bit 3
Bit 3
0
Bit 2
Bit 2
0
0
Motorola Hex Address: x’F6
Motorola Hex Address: x’86
Bit 1
Bit 1
0
0
Intel Hex Address: x’F4
Intel Hex Address: x’85
Bit 0
Bit 0
0
0
139