CD2231 Intel Corporation, CD2231 Datasheet - Page 18

• Manufacturer Part Number: CD2231
• Description: CD2231 Intelligent Two-channel Lan And Wan Communications Controller
• Manufacturer: Intel Corporation

CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
18
RTS*[0–1]
Table 1.
A/D[15:0]
DATDIR*
BUSCLK
BGACK*
DATEN*
RESET*
Symbol
BERR*
ADLD*
A[7:0]
TEST
AEN*
CLK
Pin Descriptions (Sheet 2 of 3)
80, 81, 83,
84, 86–95,
Number
71–78
97, 98
56, 60
Pin
100
12
29
30
28
27
26
33
5
6
I/O (OD)
I/O (TS)
I/O (TS)
O (TS)
O (TS)
O (TS)
O (TS)
Type
O
O
I
I
I
I
BUS GRANT ACKNOWLEDGE*: As an input, this signal is used to determine if
another alternate bus master is in control of the bus. As an output, it signals to
other bus masters that this device is in control of the bus.
BUS ERROR*: If this input becomes active while the CD2231 is a bus master,
the current bus cycle is terminated, the bus relinquished, and an interrupt
generated to indicate the error to the host processor.
ADDRESS [0–7]: When the CD2231 is not a bus master, these pins are inputs
used to determine which registers are being accessed, or which interrupt is
being acknowledged. When ADLD* is low, A[0–7] output address bits 8 through
15 for external latching. When the CD2231 is a bus master, A[0–7] output the
least-significant byte of the transfer address.
ADDRESS/DATA [0–15]: When the CD2231 is not a bus master, these pins
provide the 16-bit data bus for reading and writing to the CD2231 registers.
When ADLD* is low, A/D[0–15] provide the upper address bits for external
latching. When the CD2231 is a bus master, A/D[0–15] provide a multiplexed
address/data bus for reading and writing to system memory.
ADDRESS LOAD*: This is a strobe used to externally latch the upper portion of
the system address bus A[8–31]. While ADLD* is low, address bits 16–31 are
available on A/D[0–15], and address bits 8 through 15 on A[0–7].
ADDRESS ENABLE*: This output is used to output enable the external
address bus drivers during CD2231 DMA cycles.
DATA ENABLE*: This output is active when either the CD2231 is a bus master,
or the CS* and DS* pins are low. It is used to enable the external data bus
buffers during host register read/write operations or during DMA operations. For
operations on 32-bit buses, this signal needs to be gated with A[1] to select the
correct half of the data bus.
DATA DIRECTION*: This output is active when either the CD2231 is a bus
master, or the CS* pin is low. It is used to control the external data buffers; when
low, the buffers should be enabled in the CD2231 to system bus direction.
CLOCK: System clock.
BUS CLOCK: This is the system clock (divided by 2) which is used internally to
control certain bus operations. This pin is driven low during hardware reset.
RESET*: This signal should stay valid for a minimum of 20 ns. The reset state
of the CD2231 is guaranteed at the rising edge of this signal. When RESET* is
removed, the CD2231 also performs a software initialization of its registers.
TEST: In normal operation, this pin should be kept low. For board-level testing
purposes, it provides a mechanism for forcing normal output pins to High-
Impedance mode. When the TEST pin is high, the following pins are in High-
Impedance mode: BUSCLK, BGOUT*, IACKOUT*, RXCOUT[0–1], RTS*[0–1],
DTR*[0–1], and TXD[0–1].
To ensure all CD2231 outputs are high-impedance, either of the following two
conditions must be met: the RESET* pin can be driven low, and the TEST pin
driven high; or, the CD2231 is kept in the bus idle state (not accessed for read/
write operations nor DMA active), and the TEST pin is driven high.
REQUEST TO SEND* [0–3]: This output can be controlled automatically by the
CD2231 to indicate that data is being sent on the TXD pin.
Description
Datasheet