CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 100/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
Note: Do not use the STCR (Special Transmit Command register) to send XON and XOFF characters
while using automatic in-band flow control.
Bits 3:0
Receive flow control FIFO threshold
These four bits define the threshold for automatic flow control activation based on
the contents of the receive FIFO. A threshold value of zero disables this function and
the setting of bit 4 is ignored. Bit 4 determines whether the out-of-band (DTR pin)
or the in-band (XOFF/XON characters) is used to stop the flow of incoming data
from the remote transmitter.
When the number of characters in the FIFO exceeds this threshold, the DTR pin
deasserts or an XOFF character is transmitted. When the number of characters in the
FIFO is less than or equal to the threshold, the DTR asserts or and XON is transmit-
ted.
8.2.7
Channel Option Register 6 (COR6) — Async Mode Only
Register Name: COR6
Register Description: Channel Option Register 6
Default Value: x’00
Access: Byte Read/Write
Bit 7
Bit 6
Bit 5
IgnCR
ICRNL
INLCF
CR is defined as 0D hex, NL as 0A hex, and NULL as 00 hex.
Bits 7:5
These three bits are used to enable translation of received CR/NL characters as fol-
lows:
Bits 4:3
Break Action – These bits determine the action taken after a break condition is
received.
IgnBrk
100
Bit 4
Bit 3
IgnBrk
NBrkInt
IgnCr
ICrRNL
INLCR
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
NBrkInt
0
0
Generate an exception interrupt
0
1
Translate to a NULL character
1
0
Reserved
1
1
Discard character
Intel Hex Address: x’1B
Motorola Hex Address: x’18
Bit 2
Bit 1
Bit 0
ParMrk
INPCK
ParInt
No special action on CR and NL
NL translated to CR
CR translated to NL
CR translated to NL and NL translated to CR
CR discarded
CR discarded and NL translated to CR
CR discarded
CR discarded and NL translated to CR
Datasheet