CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 114/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
Warning:
If the Initialize Channel command is issued after a channel is already in operation, then a Clear
Channel command must be issued prior to, or coinciding with, the Initialize Channel command.
Failure to observe this requirement will result in unpredictable device behavior.
Bit 4
RESET ALL
An on-chip firmware initialization of all channels is performed. All channel and glo-
bal parameters are reset to their power-on reset condition. This command is the
strongest the host can issue. None of the other command bits are interpreted if the
RESET ALL command is given. The host must re-initialize the CD2231 following
the execution of this command just as after a hardware power-on reset. When this
command is completed, the GFRCR is updated with the firmware revision code.
Bit 3
Enable transmitter
Enables the transmitter by setting TxEn bit in the Channel Status register (CSR[3]).
In Asynchronous mode, this command also clears the transmit flow control options.
Bit 2
Disable transmitter
Disables the transmitter by clearing TxEn bit (CSR[3]). In Asynchronous mode, the
Transmit Flow Control bits are cleared.
Bit 1
Enable receiver
Enables the receiver by setting the RxEn bit (CSR[7]). In Asynchronous mode, the
Receive Flow Control bits are cleared.
Bit 0
Disable receiver
Disables the receiver by clearing the RxEn bit (CSR[7]). In Asynchronous mode, the
Receive Flow Control bits are cleared.
8.4.1.2
CCR Mode 2
Register Name: CCR
Register Description: Channel Command, Mode 2
Default Value: x’00
Access: Byte Read/Write
Bit 7
Bit 6
Bit 5
1
ClrT1
ClrT2
Either one or both of the timers can be cleared with a single command. Note that if the running
timer value is 01h at the time this command is issued, the timer may expire and cause a timer
interrupt before the command is processed.
Bit 7
Must be ‘1’.
Bit 6
Clear timer 1
General timer 1 is cleared.
Bit 5
Clear timer 2
General timer 2 is cleared.
Bit 4
Clear receiver command
This command only affects the receiver. It resets all receiver functions like a combi-
nation of clear channel, initialize channel and enable receiver commands. ClrRcv
clears the receive FIFO and clears receive status in the CSR, except for the RcvEn
bit. ClrRcv clears receive DMA buffer status in ARBSTS, BRBSTS, and Receive
Status bits in DMABSTS. Clearing the 2231own bits in both the Receive Buffer Sta-
tus registers means that DMA buffers have to be returned to the CD2231 before
receive transfers begin again.
114
Bit 4
Bit 3
Bit 2
ClrRcv
ClrTx
0
Intel Hex Address: x’10
Motorola Hex Address: x’13
Bit 1
Bit 0
0
0
Datasheet