CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 121
122
Page 122
123
Page 123
124
Page 124
125
Page 125
126
Page 126
127
Page 127
128
Page 128
129
Page 129
130
Page 130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 127/178

Download datasheet (3Mb)Embed
PrevNext
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
8.5.2.3
Receive Interrupt Status Register (RISR
Register Name: RISR
Register Description: Receive Interrupt Status
Default Value: x’00
Access: Word Read Only
Bit 15
Bit 14
Bit 13
Bit 7
Bit 6
Bit 5
This register reports the status of the channel during the receive interrupt service. It is a 16-bit
register, with the lower byte displaying current receive character-oriented status while the upper
byte displays current DMA interrupt status. The upper byte is not used if DMA mode is not active.
RISRl — HDLC Mode
Register Name: RISRl
Register Description: Receive Interrupt Status — Low
Default Value: x’00
Access: Byte Read only
Bit 7
Bit 6
Bit 5
0
EOF
RxAbt
If RxData in IER is set, these interrupts are enabled.
Bit 7
Reserved, always returns ‘0’ when read.
Bit 6
Receiving a data frame is essentially complete.
Bit 5
Received abort sequence terminating the frame.
Bit 4
CRC error on current frame.
Bit 3
Overrun error – indicates that new data has arrived, but the CD2231 FIFO or holding
registers are full. The new data is lost, and the overrun indication is flagged on the
last character received before the overrun occurred. In HDLC and Bisync modes, the
remainder of a frame, following an overrun, is discarded.
Bit 2
Residual indication – indicates that the last character of the frame was a partial char-
acter.
Bit 1
Reserved, always returns ‘0’ when read.
Bit 0
Clear detect – indicates an X.21 data transfer phase clear signal has been detected.
This is defined as two consecutive all-zero receive characters with the CTS* pin
high. Clear Detect mode is enabled by COR1.
During an interrupt service routine, the host can use this register to provide a timer value as
detailed in the Receive End of Interrupt register. The host can load only one of the two timers in the
interrupt service routine.
Datasheet
Bit 12
Bit 11
Bit 10
RISR High
Bit 4
Bit 3
Bit 2
RISR Low
Bit 4
Bit 3
Bit 2
CRC
OE
Reslnd
Intel Hex Address: x’8A
Motorola Hex Address: x’88
Bit 9
Bit 8
Bit 1
Bit 0
Intel Hex Address: x’8A
Motorola Hex Address: x’89
Bit 1
Bit 0
0
ClrDct
127