CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 133/178

Download datasheet (3Mb)Embed
PrevNext
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Bit 6
Discard exception character (DMA mode only)
When this bit is set in response to an async exception interrupt, the exception char-
acter is not transferred to memory.
Bit 5
Set general timer 2 in Synchronous modes
0 = do not set general timer
1 = load the value, to general timer 2, provided in RISRl.
Bit 4
Set general timer 1 in Synchronous modes
0 = do not set general timer 1
1 = load the value, to the high byte of general timer 1, provided in RISRl.
At the end of an interrupt service routine, the user can set a timer by setting a timer
value in the Receive Interrupt Status register. When the timer reaches ‘0’, the
CD2231 generates a modem/timer group interrupt to the host.
Bit 3
No transfer of data
This bit must be set by the host, if no data is transferred from the receive FIFO during
a receive interrupt.
Bits 2:0
Not used; must be zero.
8.5.3
Transmit Interrupt Registers
8.5.3.1
Transmit Priority Interrupt Level Register (TPILR)
Register Name: TPILR
Register Description: Transmit Priority Interrupt Match
Default Value: x’00
Access: Byte Read/Write
Bit 7
Bit 6
Bit 5
This register must be initialized by the host to contain the codes that are presented on the address
bus by the host system to indicate which of the three CD2231 interrupt types (modem, transmit, or
receive) is being acknowledged when IACKIN* is asserted. The CD2231 compares bits 0–6 in this
register with A[0–6] to determine if the acknowledge level is correct. The value programmed in the
MSB of the register has no effect on the IACK cycle.
The TPILR must contain the code used to acknowledge transmit interrupts.
Note: Bit 7 of this register is always read back as ‘0’. When each of the three Priority Interrupt Level
registers are programmed with the same value, they are internally prioritized, with receive as the
highest priority, followed by transmit and modem.
Datasheet
Bit 4
Bit 3
Bit 2
User-assigned priority match value
Intel Hex Address: x’E2
Motorola Hex Address: x’E0
Bit 1
Bit 0
133