CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 134/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
8.5.3.2
Transmit Interrupt Register (TIR)
Register Name: TIR
Register Description: Transmit Interrupt
Default Value: None, value varies
Access: Byte Read only
Bit 7
Bit 6
Bit 5
Ten
Tact
Teoi
Bit 7
Ten
Transmit enable is set by the CD2231 to initiate a transmit interrupt request
sequence. It is cleared during a valid transmit interrupt acknowledge cycle.
Bit 6
Tact
Transmit active is set automatically when Ten is set, and the Fair Share logic allows
the assertion of a transmit interrupt request. It is cleared when the host CPU writes
to the Transmit End of Interrupt register.
Bit 5
Teoi
Transmit end of interrupt is set automatically when the host CPU writes to the Trans-
mit End of Interrupt register while in a transmit interrupt routine.
Bit 4
Reserved – always returns ‘0’ when read.
Bits 3:2
Tvct [1:0]
Transmit Vector bits are set by the CD2231 to provide the lower two bits of the vec-
tor supplied to the host CPU during an interrupt acknowledge cycle. Transmit vector
is decoded as follows: Tvct [1] = 1, and Tvct [0] = 0.
Bit 1
Reserved – always returns ‘0’ when read.
Bit 0
Tcn [0]
Transmit channel number is set by the CD2231 to indicate the channel requiring
transmit interrupt service.
134
Bit 4
Bit 3
0
Tvct [1]
Ten
Tact
Teoi
Sequence of Events
0
0
0
Idle
1
0
0
Transmit interrupt requested, but not asserted
1
1
0
Transmit interrupt asserted
0
1
0
Transmit interrupt acknowledged
0
0
1
Transmit interrupt service routine completed
Intel Hex Address: x’EE
Motorola Hex Address: x’EC
Bit 2
Bit 1
Bit 0
Tvct [0]
0
Tcn [0]
Datasheet