CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
Page 151
152
Page 152
153
Page 153
154
Page 154
155
Page 155
156
Page 156
157
Page 157
158
Page 158
159
Page 159
160
Page 160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 153/178

Download datasheet (3Mb)Embed
PrevNext
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
This register provides the initialization value for the timer prescaler that is itself clocked by a
prescaled clock equal to system clock
various on-chip timers (including RTPR, TTR, and the general timers available to the host in the
Synchronous modes). The minimum value loaded in this register to maintain accuracy in the timer
is 0A hex.
8.7.2
Receive Timeout Period Register (RTPR) — Async Mode Only
Register Name: RTPR
Register Description: Receive Timeout Period, 16-bit
Default Value: x’0000
Access: Word Read/Write
Bit 15
Bit 14
Bit 13
Bit 7
Bit 6
Bit 5
8.7.2.1
Receive Timeout Period Register low (RTPRl) — Async Mode Only
Register Name: RTPRl
Register Description: Receive Timeout Period, Low Byte
Default Value: x’00
Access: Byte Read/Write, ASYNC Mode Only
Bit 7
Bit 6
Bit 5
8.7.2.2
Receive Timeout Period Register high (RTPRh) — Async Mode Only
Register Name: RTPRh
Register Description: Receive Timeout Period, High Byte
Default Value: x’00
Access: Byte Read/Write, ASYNC Mode Only
Bit 7
Bit 6
Bit 5
Receive Timeout Period register (16 bits)
This value sets the receive data timeout period. As each character is moved to the receive FIFO or
the last data is transferred from the FIFO to the host, the receive timer (an internal timer) is
reloaded with the Receive Timeout Period register. The receive timer is decremented on each ‘tick’
of the prescaler counter, whose period is controlled by TPR. If the receive timer reaches zero, it
causes a receive data interrupt.
Datasheet
2048. The timer prescaler establishes the clock for the
Bit 12
Bit 11
Bit 10
Binary value, bits 15:8
Bit 4
Bit 3
Bit 2
Binary value, bits 7:0
Bit 4
Bit 3
Bit 2
Binary value
Bit 4
Bit 3
Bit 2
Binary value
Intel Hex Address: x’26
Motorola Hex Address: x’24
Bit 9
Bit 8
Bit 1
Bit 0
Intel Hex Address: x’26
Motorola Hex Address: x’25
Bit 1
Bit 0
Intel Hex Address: x’27
Motorola Hex Address: x’24
Bit 1
Bit 0
153