CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 19/178

Download datasheet (3Mb)Embed
PrevNext
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
Table 1. Pin Descriptions (Sheet 3 of 3)
Pin
Symbol
Type
Number
TXCOUT/DTR*
55, 59
[0–1]
RXCOUT[0–1]
25, 32
CTS*[0–1]
54, 58
CD*[0–1]
85, 11
TXCIN[0–1]
44, 48
RXCIN[0–1]
43, 46
DSR*[0–1]
53, 57
TXD[0–1]
39, 40
RXD[0–1]
34, 35
BYTESWAP
31
37, 41, 42,
N/C
47, 64, 65,
68, 69
18, 22, 36,
38, 49–52,
EP[1–12]
61, 63, 66,
67
V
8, 45, 79, 96
DD
2, 20, 62, 70,
GND
99
Datasheet
TRANSMIT CLOCK OUT/DATA TERMINAL READY* [0–1]: This output can
be controlled automatically by the CD2231 to indicate a programmable
threshold has been reached in the receive FIFO. It can also be programmed to
output the transmit data clock. Following reset, this pin is high and stays high in
O
Clock mode until the transmit channel is enabled for the first time; after which it
remains active, independent of the state of the transmit enable. In all modes,
the clock transitions every bit time, even during idle fill in Asynchronous mode.
Data transitions are made on the negative-going edge of TXCOUT.
RECEIVE CLOCK OUT [0–1]: This output provides a one-time bit rate clock for
the receive data in all modes, except when an input (RXCIN) one-time receive
clock is used. After reset, this pin is low until the channel is receive enabled for
O
the first time, after which it remains active, independent of the state of receive
enable. When in Asynchronous mode, the output only transitions while receiving
data and not during inter-character fill. The receive data is sampled on the
positive-going edge of this clock.
CLEAR TO SEND* [0–1]: This input can be programmed to control the flow of
I
transmit data, for out-of-band flow control applications.
CARRIER DETECT* [0–1]: This pin is always visible in the MSVR register. On
I
the CD2231, these functions are separated onto two pins. When used as CD*,
this input can be programmed to validate receive data.
TRANSMIT CLOCK [0–1]: This pin inputs the transmit clock to the bit rate
I
generator.
RECEIVE CLOCK [0–1]: This pin inputs the receive clock to the bit rate
I
generator.
DATA SET READY* [0–1]: On the CD2231, these functions are separated onto
I
two pins. When used as DSR*, this input can be programmed to validate
receive data.
O
TRANSMIT DATA [0–1]: Serial data output for each channel.
I
RECEIVE DATA [0–1]: Serial data input for each channel.
BYTESWAP: This pin alters the byte ordering of data during certain 16-bit
transfers and changes the half of the data bus on which byte transfers are made
to comply with Intel
or Motorola
alter the bus handshake signals. When the BYTESWAP pin is high, the byte of
A/D[0–7] precedes that of A/D[8–15] in a string of transmit or receive bytes;
when BYTESWAP is low, A/D[8–15] precedes A/D[0–7].
I
When the BYTESWAP pin is high, bytes are transferred on A/D[0–7] when A[0]
is low, and on A/D[8–15] when A[0] is high. When BYTESWAP is low, bytes are
transferred on A/D[8–15] when A[0] is low, and A/D[0–7] when A[0] is high. A
different register map is used, depending on the state of this pin.
Byteswap Byte Alignment
0
Motorola
1
Intel
NO CONNECTION: Make no connections to these pins. They must be left open
for proper device operation.
EXTERNAL PULL-UP [1–12]: These pins must be terminated to V
I
resistors for proper device operation. A value of 4.7 k
POWER
GROUND
Description
processor systems. BYTESWAP does not
by pull-up
CC
is recommended.
19