CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 20/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
4.0
Register Table
Registers in the CD2231 are either Global or Per-Channel. The column ‘Address mode’ in the
memory map on the following pages defines this attribute for each register. Only one set of Global
registers exists, and are accessible by the host at any time. Two sets of Per-Channel registers exist,
and the set accessible at any one time is determined by the currently active channel number. The
channel number is selected by the host in normal (non-interrupt) processing by writing to the
Channel Access register. The channel number in the Channel Access register remains in force until
changed by the host. The channel number is provided automatically by the CD2231 during
interrupt service routines and DMA transfers.
In the following list, some register locations appear twice. They have different names and functions
for asynchronous and synchronous protocol operations. See
datasheet for detailed descriptions of all register functions.
4.1
Memory Map
4.1.1
Global Registers
Name
Description
GFRCR
Global Firmware Revision Code Register
CAR
Channel Access Register
The following notes are applicable for
NOTES:
1. Address mode G: Global register — one set is always accessible.
Address mode P: Per-Channel register — two sets, one per channel, accessible by CAR or
interrupt context.
2. INT = address for Intel -style processor.
3. MOT = address for Motorola -style processor.
4.1.2
Option Registers
Name
Description
CMR
Channel Mode Register
COR1
Channel Option Register 1
COR2
Channel Option Register 2
COR3
Channel Option Register 3
COR4
Channel Option Register 4
COR5
Channel Option Register 5
20
Chapter 8.0 on page 88
Addr.
2
3
INT
MOT
Size
1
Mode
G
82
81
G
EC
EE
Section 4.1.1
through
Section
4.1.8.
Addr.
2
3
INT
MOT
Size
1
Mode
P
18
1B
B
P
13
10
B
P
14
17
B
P
15
16
B
P
16
15
B
P
17
14
B
of this
Access
Page
B
R/W
88
B
R/W
88
Access
Page
R/W
89
R/W
90
R/W
92
R/W
94
R/W
98
R/W
99
Datasheet