CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 34/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
5.0
Functional Description
5.1
Host Interface
The CD2231 is a synchronous device with an asynchronous bus interface. A stable input clock is
required on the CLK pin — nominally 33 MHz. The CLK is divided by two (2) internally, and the
resulting signal is an output on the BUSCLK pin. The baud-rate generators and timers are also
related to CLK. The
setup and output signal transitions are related to the edges of the CLK and BUSCLK signals. It is
possible, however, to use the CD2231 in a purely asynchronous bus environment.
The CD2231 can act either as a bus master during DMA transfers, or as a bus slave device during
normal host read and write transfers. Both byte and word transfers are supported in each of the Bus
Slave and DMA Bus Master modes.
transfers.
5.1.1
Host Read and Write Cycles
The host read and write cycles begin with the activation of the CS* (chip select) and DS* (data
strobe) signals. The DATADIR* (data direction) and DATEN* (data enable) signals control
external data buffers. The falling edge of the DTACK* (data transfer acknowledge) signal
indicates that the transfer is complete. At that time, DTACK* is released when DS* is deasserted.
CS* should also be deasserted. The AS* (address strobe) is not used during slave cycles; it is an
output during DMA transfers.
Note that the following open-drain and tristate outputs should have pull-up resistors attached:
AEN*, AS*, DATADIR*, DATEN*, and DTACK*.
34
“AC Electrical Characteristics”
in
Chapter 9.0
Figure 2
and
Figure 3
shows that many input signal
show the signals involved in these
Datasheet