CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 67/178

Download datasheet (3Mb)Embed
PrevNext
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
6.0
Protocol Processing
6.1
HDLC Processing
6.1.1
Frame Check Sequence
The FCS is a 16-bit standard computation used in HDLC, and defined in ISO 3309. This FCS
algorithm is the same that is used with the synchronous HDLC operation of the CD2231. The basic
characteristics of the FCS are the following:
Accumulation: FCS computation starts after the opening flag and continues to the closing flag.
Polynomial: The standard polynomial is
Pre-load: The FCS 16-bit accumulator is pre-set to all ‘1’s.
Transmit order: The FCS bits are identified as X15 to X0. The most-significant bit is X15, and is
transmitted first. Thus, the first FCS character transmitted has bits X15–X8 in character positions
D1–D8, respectively. The second FCS character has bits X7–X0 in character positions D1–D8,
respectively.
Transmit polarity: Inverted.
Correct remainder: The receiver calculates the entire received frame, including the received FCS
field. If the frame is received error free, then the correct remainder in the FCS accumulation is ‘F 0
B 8’ (X15 is the leftmost bit).
The FCS can be individually enabled or disabled for the transmitter and receiver.
If enabled for the transmitter, the device appends the FCS on transmitted frames. If disabled, the
device adds no FCS at the end of the frame.
If enabled for the receiver, the device computes the received FCS and reports the results. If the FCS
append is also enabled, the device includes the 2-byte FCS in the received data presented to the
host. If disabled, the device does not test the received FCS.
6.1.2
HDLC Transmit Mode
The transmitter can be programmed to idle in either Flag (01111110) or Mark (continuous 1’s)
mode by the Idle bit (COR3[3]) in Channel Option Register 3. When idle in Mark mode, frame
transmission can be programmed to be prepended by a programmable number of pad characters
and flags. The pad character can be selected as either 00 or AA. The pad characters allow the
remote receivers phase locked loop to synchronize quickly to the data. When NRZI encoding is
used for Manchester encoding, the 00 character guarantees a transition every bit time, and the AA
character guarantees exactly one transition per bit time.
If the transmitter is idle in Mark mode, frame transmission is started when data is made available to
the transmitter, either by the TDR (Transmit Data register) or a DMA buffer. First, the
programmable number of pad characters are transmitted, then the programmable number of flag
characters. Data characters are then transmitted and a CRC value accumulated using each data
character.
Datasheet
16
12
5
.
x
+
x
+
x
+
1
67