CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 68/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
When end of frame status is passed to the CD2231 by the TEOIR or the A/BTBSTS, and the
remaining data transmitted, the CRC and a closing flag are appended to the frame. If a new frame is
available immediately, the correct number of opening flags are transmitted and data transmission
starts. If data is not available, the line is returned to its idle condition.
If data underrun occurs, the CD2231 does not append a CRC, but aborts the transmission by
sending eight continuous ‘1’s, and then reverts to the idle condition. An underrun interrupt is
generated, and if interrupt transfer is being used, the CPU should provide an EOF response in
TEOIR. If DMA Transfer mode is being used, the CD2231 discards DMA buffers until an EOF
buffer is found; transmission then resumes from the next buffer. This ensures correct operation
when a multiple buffer frame underruns.
When programmed in NRZI mode and idle in Mark mode, after the closing flag and the first eight
‘1’s are transmitted, the transmit data line is sampled to determine if it is a logic high or low. If it is
low, an extra ‘0’ is transmitted to force the line to be a logic high.
When idle in Flag mode is selected, the send pad and opening number of flags have no
significance; transmission is started when data is first made available in the FIFO. If no data
underrun occurs, the frame is terminated normally with a CRC, and then continuous flags are
generated. If an underrun does occur, then no CRC is appended, eight ‘1’s are transmitted, and then
continuous flags and an underrun interrupt are generated.
6.1.3
HDLC Receive Mode
When enabled, the receiver enters Flag Hunt mode. When the first flag is detected, the next non-
flag/abort character is treated as the start of frame. If no address recognition is enabled, frame
reception then continues; if Address Recognition mode is enabled, the incoming data is compared
with the receive address registers. The following two modes of address recognition are available:
First byte of address field only, (four possible matches available against RFAR[1–4]).
First and second byte address field, (two possible matches available against RFAR[1–2],
RFAR[3–4]).
For the purposes of address matching, the Address Extension bit is not interpreted by the device.
The address matching occurs on either the complete first byte, or the complete first and second byte
of the frame. If no address match is recognized, Flag Hunt mode is once again entered, thereby
discarding the current frame. If a match is found, normal frame reception continues. When the
closing flag of the frame is detected, the data remaining in the FIFO is passed to the CPU, either
through DMA transfers or Good Data interrupts, and then an EOF (end of frame) interrupt is
generated. The CRC can be either validated or ignored. If the CD2231 does not check the CRC, it
is passed onto the host. A validated CRC can be discarded or passed onto the host for diagnostic
purposes.
The next non-flag/abort character restarts the process; the current state of the receive process is
visible to the CPU by the CSR register, which indicates whether data, flag, or mark are currently
being received. To support the data phase of an X.21 connection, a clear detect feature can be
enabled by COR1. When enabled, the receive data and CTS* pin are monitored for the clear
indication (0, off) from the remote. If detected, the remainder of the current frame is discarded, and
a clear detect indication is passed to the CPU by the RISR. However, the channel remains in HDLC
mode until modified by the CPU.
68
Datasheet