PM25LV010 Programmable Microelectronics, PM25LV010 Datasheet - Page 8

no-image

PM25LV010

Manufacturer Part Number
PM25LV010
Description
(PM25LV010 / PM25LV512) Serial Flash Memory
Manufacturer
Programmable Microelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PM25LV010
Manufacturer:
PMC
Quantity:
20 000
Company:
Part Number:
PM25LV010
Quantity:
20
Part Number:
PM25LV010-100SCE
Manufacturer:
PMC
Quantity:
20 000
Part Number:
PM25LV010-25SC
Manufacturer:
NS
Quantity:
51
Part Number:
PM25LV010-25SC
Manufacturer:
PMC
Quantity:
2 238
Part Number:
PM25LV010-25SCR
Manufacturer:
PMC
Quantity:
9 726
Part Number:
PM25LV010-33SCE
Manufacturer:
PMC
Quantity:
435
Part Number:
PM25LV010-33SCE
Manufacturer:
PMC
Quantity:
17 192
Part Number:
PM25LV010A-100SCE
Manufacturer:
PELASH
Quantity:
1 000
Part Number:
PM25LV010A-100SCE
Manufacturer:
PMC
Quantity:
20 000
Part Number:
PM25LV010A-100SCER
Manufacturer:
PMC
Quantity:
20 000
Part Number:
PM25LV010A-100SCER
Manufacturer:
PMC
Quantity:
9 686
Part Number:
PM25LV010AE
Manufacturer:
PMC
Quantity:
10 492
Part Number:
PM25LV010E
Manufacturer:
PMC
Quantity:
20 000
WRITE ENABLE (WREN): The device will power up in the write disable state when Vcc is applied. All write
instructions must therefore be preceded by the WREN instruction.
WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the WRDI instruction disables all write
commands. The WRDI instruction is independent of the status of the WP# pin.
READ STATUS REGISTER (RDSR): The RDSR instruction provides access to the status register. The READY/
BUSY and write enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write
Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.
During internal write cycles, all other commands will be ignored except the RDSR instruction.
Table 3. Status Register Format
Table 4. Read Status Register Bit Definition
WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protec-
tion for the Pm25LV010. The Pm25LV010 is divided into four blocks where the top quarter (1/4), top half (1/2), or all
of the memory blocks can be protected (locked out) from write. The Pm25LV512 is divided into 2 blocks where all
of the memory blocks can be protected (locked out) from write. Any of the locked-out blocks will therefore be READ
only. The locked-out block and the corresponding status register control bits are shown in Table 5.
The three bits, BP0, BP1, and WPEN, are nonvolatile cells that have the same properties and functions as the
regular memory cells (e.g., WREN, RDSR).
B
B
B
B
B
B
B
B
W
t i
t i
t i
t i
s t i
t i
s t i
t i
B
0
1
2
3
7
P
t i
4
0
E
R (
(
B (
B (
(
6 -
7 -
7
W
W
N
D
P
P
E
P
a
a
) Y
) 0
) 1
) N
e r
E
e r
) N
0
1
s
s
B
X
t i
w
d
r u
h
6
D
B
B
B
B
B
S
S
e
S
W
W
n i
n
t i
t i
U
t i
t i
e
e
e
f e
g
P
P
e
e
e
S
d
0
0
1
1
n i
E
E
a
e
. Y
a T
a T
a T
=
=
=
=
N
N
n
t i
v
c i
B
o i
b
b
b
0
1
0
1
n i
=
=
e l
e l
e l
X
e
t i
e t
n
n i
n i
n i
n i
0
1
s i
5
. 5
. 5
6
n r
d
d
d
d
b
a
c i
c i
c i
c i
l a
n
f
o l
i t c
r o
t o
a
a
a
a
c
w
a v
e t
e t
e t
e t
s k
d
n i
i r
s
s
s
s
e
e t
e t
B
i a t
h t
a
h t
h t
h t
h t
s
X
t i
n
e
c
e
e
e
e
. s l
h t
c y
4
n i
u f
d
w
d
d
e
e t
. e l
e
e
e
i r
n
W
v
v
v
t c
e t
n r
c i
c i
c i
o i
i r
l a
e
c
e
e
e t
n
c y
B
w
s i
s i
s i
B
f o
P
t i
e l
i r
P
R
n
W
o r
e t
1
W
3
t o
s i
E
e t
R
c
i r
A
W
n i
T I
t c
c y
e t
D
E
R
. e l
p
p
. Y
P
T I
o r
n i
E
8
o r
B
B
E
N
g
(
t i
e t
P
W
e r
A
E
0
2
t c
B
s s
N
P
L
A
#
p
E
. )
a
n i
B
. D
n
L
d
(
E
W
W
B
h t
. D
P
t i
e
E
#
N
1
d
. )
e
v
c i
e
s i
B
R
t i
D
Y
0

Related parts for PM25LV010