AT91FR4081 ATMEL Corporation, AT91FR4081 Datasheet

AT91FR4081

Manufacturer Part Number

AT91FR4081

Description

The AT91FR4081 Features 136K Bytes of On-chip SRAM, 1M Bytes of Flash, an External Bus Interface, a 3-channel Timer/Counter, 2 Usarts, a Watchdog Timer And Advanced Power-saving Features.

Manufacturer

ATMEL Corporation

Datasheet

1.AT91FR4081.pdf (4 pages)

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

AT91FR4081

Manufacturer:

ATMEL

Quantity:

5 510

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

AT91FR4081

Manufacturer:

Quantity:

5 510

Company:

BOSTOCK HK LIMITED

Part Number:

AT91FR4081-33CI

Manufacturer:

Atmel

Quantity:

10 000

Company:

Meier Automation Equipment Co., Limited

Part Number:

AT91FR4081-33CI

Manufacturer:

ATMEL/爱特梅尔

Quantity:

20 000

Current page: 1 of 4
Download datasheet (103Kb)

Errata Sheet V1.0

This Errata Sheet refers to:

•

1. Warning: Additional NWAIT Constraints

The following datasheets:

AT91FR4081 Summary, Rev. 1386B–07/01

AT91X40 Series, Rev. 1354C–06/01

AT91R4087 Electrical Characteristics Rev. 1367C–10/01

AT49BV/LV8011 Flash Memory, Rev 1265E–01/01

120-ball BGA devices with the following markings

Internal Product

Reference 5652A

When the NWAIT signal is asserted during an external memory access, the fol-

lowing EBI behavior is correct:

–

In these cases, the access is delayed as required by NWAIT and the access oper-

ations are correctly performed.

In other cases, the following erroneous behavior occurs:

–

At maximum speed, asserting the NWAIT in the first access cycle is not possible,

as the sum of the timings “MCKI Falling to Chip Select” and “NWAIT setup to

MCKI rising” are generally higher than one half of a clock period. This leads to

using at least one standard wait state. However, this is not sufficient except to per-

form byte or half-word read accesses. Word and write accesses require at least

two standard to wait states.

The following waveforms further explain the issue:

NWAIT is asserted before the first rising edge of the master clock and

respects the NWAIT to MCKI rising setup timing as defined in the Electrical

Characteristics datasheet.

NWAIT is sampled inactive and at least one standard wait state remains to

be executed, even if NWAIT does not meet the NWAIT to first MCKI rising

setup timing (i.e., NWAIT is asserted only on the second rising edge of

MCKI).

32-bit read accesses are not managed correctly and the first 16-bit data

sampling takes into account only the standard wait states. 16- and 8-bit

accesses are not affected.

During write accesses of any type, the NWE rises on the rising edge of the

last cycle as defined by the programmed number of wait states. However,

NWAIT assertion does affect the length of the total access. Only the NWE

pulse length is inaccurate.

AT91FR4081-33CI

AT91

ARM

Microcontrollers

AT91FR4081

Errata Sheet

V1.0

Thumb

Rev. 2611A–01/02

Related parts for AT91FR4081

Related keywords

AT91FR4081 datasheet
AT91FR4081 data sheet
AT91FR4081 pdf datasheet
AT91FR4081 component
AT91FR4081 part
AT91FR4081 distributor
AT91FR4081 RoHS
AT91FR4081 datasheet download