LPC47M112 SMSC Corporation, LPC47M112 Datasheet
LPC47M112
Available stocks
Related parts for LPC47M112
LPC47M112 Summary of contents
Page 1
... Mbps, 1 Mbps, 500 Kbps, 300 Kbps, 250 Kbps Data Rates - Programmable Precompensation Modes Keyboard Controller - 8042 Software Compatible - 8 Bit Microcomputer LPC47M112-MW for 100 pin QFP package (green, lead-free) SMSC DS – LPC47M112 FEATURES - 2k Bytes of Program ROM 256 Bytes of Data RAM - Four Open Drain Outputs Dedicated for Keyboard/Mouse Interface ...
Page 2
... OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. SMSC DS – LPC47M112 Page 3 DATASHEET Rev. 02/02/2005 ...
Page 3
... LPC Transfer Sequence Examples ................................................................................................................25 8.5.1 Wait State Requirements..................................................................................................................................................25 9 FLOPPY DISK CONTROLLER ............................................................................ 26 9.1 FDC Internal Registers....................................................................................................................................26 10 COMMAND SET/DESCRIPTIONS ....................................................................... 42 11 INSTRUCTION SET.............................................................................................. 45 12 SERIAL PORT (UART)......................................................................................... 64 13 Serial Data............................................................................................................ 68 14 INFRARED INTERFACE ...................................................................................... 77 15 MPU-401 MIDI UART............................................................................................ 78 15.1 Overview.......................................................................................................................................................78 15.2 Host Interface...............................................................................................................................................78 SMSC DS – LPC47M112 Page 4 DATASHEET Rev. 02/02/2005 ...
Page 4
... Power Control Register .............................................................................................................................135 27.2 VREF Pin.....................................................................................................................................................135 28 RUNTIME REGISTERS ...................................................................................... 136 29 CONFIGURATION .............................................................................................. 160 30 OPERATIONAL DESCRIPTION......................................................................... 178 30.1 Maximum Guaranteed Ratings*................................................................................................................178 DC ELECTRICAL CHARACTERISTICS ...................................................................................................................178 31 TIMING DIAGRAMS ........................................................................................... 181 32 PACKAGE OUTLINE.......................................................................................... 205 33 APPENDIX - TEST MODE.................................................................................. 206 33.1 Board Test Mode........................................................................................................................................206 SMSC DS – LPC47M112 Page 4 DATASHEET Rev. 02/02/2005 ...
Page 5
... Enhanced Super I/O Controller with LPC Interface Datasheet List of Figures FIGURE 1 - LPC47M112 BLOCK DIAGRAM...............................................................................................................15 FIGURE 2 - MPU-401 MIDI INTERFACE ....................................................................................................................78 FIGURE 3 - MPU-401 INTERRUPT.............................................................................................................................81 FIGURE 4 - MIDI DATA BYTE EXAMPLE ...................................................................................................................83 FIGURE 5 – KEYBOARD LATCH ..............................................................................................................................115 FIGURE 6 – MOUSE LATCH.....................................................................................................................................115 FIGURE 7 -GPIO FUNCTION ILLUSTRATION .........................................................................................................121 FIGURE 8 - POWER-UP TIMING ..............................................................................................................................182 FIGURE 9A - INPUT CLOCK TIMING ...
Page 6
... Table 53 - General Purpose I/O Port Assignments ....................................................................................................118 Table 54 - GPIO Configuration Summary ..................................................................................................................121 Table 55 - GPIO Read/Write Behavior .......................................................................................................................121 Table 56 – Different Modes for Fan............................................................................................................................129 Table 57 - Runtime Register Block Summary ............................................................................................................136 Table 58 - Runtime Register Description ...................................................................................................................138 SMSC DS – LPC47M112 Page 6 DATASHEET Rev. 02/02/2005 ...
Page 7
... Enhanced Super I/O Controller with LPC Interface Datasheet Table 59 - Game Port.................................................................................................................................................159 Table 60 – LPC47M112 Configuration Registers Summary.......................................................................................162 Table 61 - Chip Level Registers .................................................................................................................................165 Table 62 – Logical Device Registers...........................................................................................................................167 Table 63 - I/O Base Address Configuration Register Description.................................................................................170 Table 64 - Interrupt Select Configuration Register Description ....................................................................................171 Table 65 - DMA Channel Select Configuration Register Description ...
Page 8
... There are 480 I/O address location options, a Serialized IRQ interface, and three DMA channels. The LPC47M112 does not require any external filter components and is therefore easy to use and offers lower system costs and reduced board area. The LPC47M112 is software and register compatible with SMSC's proprietary 82077AA core. SMSC DS – ...
Page 9
... GP42/nIO_PME 17 VTR 18 CLOCKI 19 LAD0 20 LAD1 21 LAD2 22 LAD3 23 nLFRAME 24 nLDRQ 25 nPCI_RESET 26 nLPCPD 27 GP43/DDRC 28 PCI_CLK 29 SER_IRQ 30 SMSC DS – LPC47M112 LPC47M10x LPC47M112 100 PIN QFP Page 9 DATASHEET nACK 80 BUSY SLCT 77 VSS 76 PD7 75 PD6 74 PD5 73 PD4 72 PD3 71 PD2 70 PD1 69 PD0 68 nSLCTIN 67 ...
Page 10
... Power 7, 31, 60,76 Ground 40 Analog Ground 44 Reference Voltage 18 Trickle Voltage FDD INTERFACE (14) 16 Read Disk Data 11 Write Gate 10 Write Disk Data 12 Head Select 8 Step Direction SMSC DS – LPC47M112 TOTAL SYMBOL BUFFER 4 LAD[3:0] PCI_IO 1 nLFRAME PCI_I DMA 1 nLDRQ PCI_O 1 nPCI_RESE PCI_I T 1 nLPCPD ...
Page 11
... Set Ready 2 94 General Purpose I/O/Data Carrier Detect 2 92 General Purpose I/O/Ring Indicator 2 PARALLEL PORT INTERFACE (17) 66 Initiate Output 67 Printer Select Input 68 Port Data 0 69 Port Data 1 SMSC DS – LPC47M112 TOTAL SYMBOL BUFFER TYPE 1 nSTEP O12 1 nDSKCHG IS 1 nDS0 O12 1 nMTR0 O12 ...
Page 12
... General Purpose I/O /Joystick 2 X-Axis 39 General Purpose I/O /Joystick 2 Y-Axis 41 General Purpose I/O / P17 42 General Purpose I/O / P16 /nDS1 43 General Purpose I/O / P12/nMTR1 45 General Purpose I/O / System Option 46 General Purpose I/O /MIDI_IN SMSC DS – LPC47M112 TOTAL SYMBOL BUFFER TYPE 1 PD2 IOP14 1 PD3 IOP14 1 PD4 IOP14 1 PD5 IOP14 1 PD6 IOP14 ...
Page 13
... POR). If the nKBDRST and A20M functions are to be used, the system must ensure that these pins are high. See Section “Pins That Require External Pullup Resistor”. Note 10: The LED pins are powered by VTR so that the LEDs can be controlled when the part is under VTR power SMSC DS – LPC47M112 TOTAL SYMBOL ...
Page 14
... Open Collector Output nDIR if used as Open Collector Output nSTEP if used as Open Collector Output nWDATA if used as Open Collector Output nWGATE if used as Open Collector Output nHDSEL if used as Open Collector Output nINDEX nTRK0 nWRTPRT nRDATA nDSKCHG SMSC DS – LPC47M112 Page 14 DATASHEET Rev. 02/02/2005 ...
Page 15
... SERIAL IRQ PCI_CLK LPC Bus LPC BUS Signals INTERFACE CLOCK GEN V Vcc Vss TR CLK32 CLOCKI 32KHz 14MHz FIGURE 1 - LPC47M112 BLOCK DIAGRAM SMSC DS – LPC47M112 FAN_TACH1* FAN1* Game Port Signals* FAN2* FAN_TACH2* ... (1-Dual) nIO_PME Fan Control Game Port PME MULTI-MODE DATA BUS ...
Page 16
... IEEE 1284 Extended Capabilities Port Protocol and ISA Standard, Rev. 1.14, July 14, 1993. 3. Hardware Description of the 8042, Intel 8 bit Embedded Controller Handbook. 4. PCI Bus Power Management Interface Specification, Rev. 1.0, Draft, March 18, 1997. 5. Low Pin Count (LPC) Interface Specification, Revision 1.0, September 29, 1997, Intel Document. SMSC DS – LPC47M112 Page 16 DATASHEET Rev. 02/02/2005 ...
Page 17
... VOLT OPERATION / 5 VOLT TOLERANCE The LPC47M112 is a 3.3 Volt part intended solely for 3.3V applications. Non-LPC bus pins are 5V tolerant; that is, the input voltage is 5.5V max, and the I/O buffer output pads are backdrive protected. The LPC interface pins are 3.3 Volt only. These signals meet PCI DC specifications for 3.3V signaling. These pins ...
Page 18
... See the following section for more information. 7.5 Indication of 32kHz Clock There is a bit to indicate whether or not the 32kHz clock input is connected to the LPC47M112. This bit is located at bit 0 of the CLOCKI32 register at 0xF0 in Logical Device A. This register is powered by VTR and reset on a VTR POR ...
Page 19
... Enhanced Super I/O Controller with LPC Interface Datasheet 7.6 Trickle Power Functionality When the LPC47M112 is running under VTR only (VCC removed), PME wakeup events are active and (if enabled) able to assert the nIO_PME pin active low. The following lists the wakeup events: UART 1 Ring Indicator ...
Page 20
... GP61/LED2 (output, buffer powered by VTR) 7.7 VREF Pin The LPC47M112 has a reference voltage pin input on pin 44 of the part. This reference voltage can be connected to either a 5V supply or a 3.3V supply used for the game port. See the “GAME PORT LOGIC” section. ...
Page 21
... Host Processor Interface (LPC) The host processor communicates with the LPC47M112 through a series of read/write registers via the LPC interface. The port addresses for these registers are shown in Table 1. Register access is accomplished through I/O cycles or DMA transfers. All registers are 8 bits wide. ...
Page 22
... DMA read cycles involve the transfer of data from the host (main memory) to the LPC47M112. DMA write cycles involve the transfer of data from the LPC47M112 to the host (main memory). Data will be coming from or going to a FIFO and will have minimal Sync times. Data transfers to/from the LPC47M112 are bytes. ...
Page 23
... Datasheet 8.3.3.4 DMA Protocol DMA on the LPC bus is handled through the use of the nLDRQ lines from the LPC47M112 and special encodings on LAD[3:0] from the host. The DMA mechanism for the LPC bus is described in the Low Pin Count (LPC) Interface Specification, Revision 1.0. 8.4 Power Management 8 ...
Page 24
... Enhanced Super I/O Controller with LPC Interface Datasheet If the host was reading data from the LPC47M112, data will still be transferred in the next two nibbles. This data may be invalid, but it will be transferred by the LPC47M112. If the host was writing data to the LPC47M112, the data had already been transferred ...
Page 25
... I/O Transfers The LPC47M112 inserts three wait states for an I/O read and two wait states for an I/O write cycle. A SYNC of 0110 is used for all I/O transfers. The exception to this is for transfers where IOCHRDY has been deasserted (i.e., EPP or IrCC transfers) in which case the sync pattern of 0110 is used and a large number of syncs may be inserted (up to 330 which corresponds to a timeout of 10us) ...
Page 26
... Active high status indicating the direction of head movement. A logic "1" indicates inward direction; a logic "0" indicates outward direction. BIT 1 nWRITE PROTECT Active low status of the WRITE PROTECT disk interface input. A logic "0" indicates that the disk is write protected. SMSC DS – LPC47M112 R/W REGISTER R ...
Page 27
... DIR register, or with a hardware or software reset. BIT 6 DMA REQUEST Active high status of the DMA request pending. BIT 7 INTERRUPT PENDING Active high bit indicating the state of the Floppy Disk Interrupt. SMSC DS – LPC47M112 DRQ ...
Page 28
... Reflects the status of the Drive Select 0 bit of the DOR (address 3F2 bit 0). This bit is cleared after a hardware reset and it is unaffected by a software reset. BIT 6 RESERVED Always read as a logic "1". BIT 7 RESERVED Always read as a logic "1". SMSC DS – LPC47M112 ...
Page 29
... This software reset does not affect the DSR and CCR registers, nor does it affect the other bits of the DOR register. The minimum reset duration required is 100ns, therefore toggling this bit by consecutive writes to this register is a valid method of issuing a software reset. SMSC DS – LPC47M112 6 5 ...
Page 30
... This bit controls the MTR1 disk interface output. A logic "1" in this bit will cause the output pin to go active. BIT 6 MOTOR ENABLE 2 The MTR2 disk interface output is not supported in the LPC47M112. BIT 7 MOTOR ENABLE 3 The MTR3 disk interface output is not supported in the LPC47M112. ...
Page 31
... Other applications can set the data rate in the DSR. The data rate of the floppy controller is the most recent write of either the DSR or CCR. The DSR is unaffected by a software reset. A hardware reset will set the DSR to 02H, which corresponds to the default precompensation setting and 250 Kbps. SMSC DS – LPC47M112 DRIVE SELECT OUTPUTS (ACTIVE LOW) ...
Page 32
... SEL1 SMSC DS – LPC47M112 PRECOMPENSATION DELAY (nsec) <2Mbps 0.00 41.67 83.34 125.00 166.67 208.33 250.00 Default Default: See Table 10 Table 8 - Data Rates DATA RATE DATA RATE SEL0 MFM 1Meg --- 0 0 500 ...
Page 33
... Meg Tape Note 1: The DRATE and DENSEL values are mapped onto the DRVDEN pins. DT1 DT0 Table 10 - Default Precompensation Delays SMSC DS – LPC47M112 Table 9 - DRVDEN Mapping DRVDEN1 (1) DRVDEN0 (1) DRATE0 DENSEL DRATE0 DRATE1 DRATE0 nDENSEL DRATE1 DRATE0 PRECOMPENSATION ...
Page 34
... An overrun or underrun will terminate the current command and the transfer of data. Disk writes will complete the current sector by generating a 00 pattern and valid CRC. Reads require the host to remove the remaining data so that the result phase may be entered. SMSC DS – LPC47M112 5 4 ...
Page 35
... Force Disk Change Register (see Runtime Register at offset 0x1E). PS/2 Mode 7 DSK CHG RESET N/A COND. SMSC DS – LPC47M112 Table 11 - FIFO Service Delay MAXIMUM DELAY TO SERVICING AT 2 Mbps DATA RATE µs - 1.5 µs = 2.5 µ µs - 1.5 µs = 6.5 µ µs - 1.5 µs = 30.5 µ µs - 1.5 µs = 58.5 µs ...
Page 36
... RESET N/A COND. BIT 0 and 1 DATA RATE SELECT 0 and 1 These bits determine the data rate of the floppy controller. See Table 8 for the appropriate values. BIT RESERVED Should be set to a logical "0" SMSC DS – LPC47M112 DMAEN NOPREC DRATE ...
Page 37
... During the Result Phase of certain commands, the Data Register contains data bytes that give the status of the command just executed. BIT NO. SYMBOL 7 1,0 DS1,0 SMSC DS – LPC47M112 N/A N/A N/A N/A Table 12 - Status Register 0 NAME DESCRIPTION Interrupt Code 00 - Normal termination of command. The specified command was properly executed and completed without error. ...
Page 38
... SMSC DS – LPC47M112 Table 13 - Status Register 1 NAME DESCRIPTION End of The FDC tried to access a sector beyond the final sector Cylinder of the track (255D). Will be set not issued after Read or Write Data command. Unused. This bit is always "0". ...
Page 39
... DMA transfers are enabled with the Specify command and are initiated by the FDC by activating a DMA request cycle. DMA read, write and verify cycles are supported. The FDC supports two DMA transfer modes: Single Transfer and Burst Transfer. Burst mode is enabled via Logical Device 0-CRF0-Bit[1] (LD0-CRF0[1]). CONTROLLER PHASES SMSC DS – LPC47M112 Table 15 - Status Register 3 NAME DESCRIPTION Unused. This bit is always " ...
Page 40
... DMA Mode - Transfers from the Host to the FIFO. The FDC generates a DMA request cycle when entering the execution phase of the data transfer commands. The DMA controller must respond by placing data in the FIFO. The DMA request remains active until the FIFO becomes full. The SMSC DS – LPC47M112 Page 40 DATASHEET ...
Page 41
... RQM and DIO must both equal "1" before the result bytes may be read. After all the result bytes have been read, the RQM and DIO bits switch to "1" and "0" respectively, and the CB bit is cleared, indicating that the FDC is ready to accept the next command. SMSC DS – LPC47M112 Page 41 DATASHEET ...
Page 42
... HLT Head Load Time HUT Head Unload Time LOCK MFM MFM/FM Mode Selector SMSC DS – LPC47M112 DESCRIPTION The currently selected address 255. The pattern to be written in each sector data field during formatting. Designates which drives are perpendicular Perpendicular Mode Command. ...
Page 43
... Sectors Per Track SK Skip Flag SRT Step Rate Interval SMSC DS – LPC47M112 DESCRIPTION When set, this flag selects the multi-track operating mode. In this mode, the FDC treats a complete cylinder under head 0 and single track. The FDC operates as this expanded track started at the first sector under head 0 and ended at the last sector under head 1 ...
Page 44
... Status 2 ST3 Status 3 WGATE Write Gate SMSC DS – LPC47M112 DESCRIPTION Registers within the FDC which store status information after a command has been executed. This status information is available to the host during the result phase after command execution. Alters timing allow for pre-erase loads in perpendicular drives ...
Page 45
... D7 Command W MT MFM Execution Result SMSC DS – LPC47M112 Table 17 - Instruction Set READ DATA DATA BUS HDS DS1 DS0 ──────── C ──────── ...
Page 46
... Enhanced Super I/O Controller with LPC Interface Datasheet R SMSC DS – LPC47M112 ──────── N ──────── Page 46 DATASHEET Rev. 02/02/2005 ...
Page 47
... W MT MFM Execution Result SMSC DS – LPC47M112 WRITE DATA DATA BUS HDS DS1 DS0 ──────── C ──────── ...
Page 48
... Enhanced Super I/O Controller with LPC Interface Datasheet SMSC DS – LPC47M112 Page 48 DATASHEET Rev. 02/02/2005 ...
Page 49
... PHASE R/W D7 Command W MT MFM Execution Result SMSC DS – LPC47M112 READ A TRACK DATA BUS MFM HDS DS1 ──────── C ──────── ...
Page 50
... W W Result SMSC DS – LPC47M112 VERIFY DATA BUS ──────── H ──────── ──────── R ──────── ...
Page 51
... W PHASE R/W D7 Command Result R PHASE R/W D7 Command Execution PHASE R/W D7 Command Execution W SMSC DS – LPC47M112 RECALIBRATE DATA BUS DS1 SENSE INTERRUPT STATUS DATA BUS ...
Page 52
... LOCK PHASE R/W D7 Command Execution Result SMSC DS – LPC47M112 RELATIVE SEEK DATA BUS DIR HDS DS1 ─────── RCN ─────── ...
Page 53
... For reads, it continues to read the entire 128-byte sector and checks for CRC errors. For writes, it completes the 128-byte sector by filling in zeros not set to 00 Hex, DTL should be set to FF Hex and has no impact on the number of bytes transferred. SMSC DS – LPC47M112 PERPENDICULAR MODE DATA BUS ...
Page 54
... Table 20 - Skip Bit vs Read Data Command DATA SK BIT ADDRESS VALUE MARK TYPE ENCOUNTER ED 0 Normal Data SMSC DS – LPC47M112 Table 18 - Sector Sizes N SECTOR SIZE 00 128 bytes 01 256 bytes 02 512 bytes 03 1024 bytes .. ... 07 16 Kbytes ...
Page 55
... The FDC compares the ID information read from each sector with the specified value in the command and sets the ND flag of Status Register “1” if there no comparison. Multi-track or skip operations are not allowed with this command. The MT and SK bits (bits D7 and D5 of the first command byte respectively) should always be set to "0". SMSC DS – LPC47M112 RESULTS SECTOR ...
Page 56
... TC will be issued to the FDC. This implicit TC will occur when the SC value has decremented to 0 (an SC value of 0 will verify 256 sectors). This command can also be terminated by setting the EC bit to "0" and the SMSC DS – LPC47M112 Table 22 - Result Phase ...
Page 57
... SYNC IAM GAP1 80x 12x 50x SMSC DS – LPC47M112 SC/EOT VALUE Success Termination Result Phase Valid Unsuccessful Termination Result Phase Invalid Successful Termination Result Phase Valid Unsuccessful Termination Result Phase Invalid Successful Termination Result Phase Valid Unsuccessful Termination ...
Page 58
... MA bit in Status Register 1 to "1", and terminates the command. The following commands will generate an interrupt upon completion. They do not return any result bytes highly recommended that control commands be followed by the Sense Interrupt Status command. Otherwise, valuable interrupt status information will be lost. Recalibrate SMSC DS – LPC47M112 SYNC IDAM C H ...
Page 59
... FDC requires a data transfer during the execution phase in the non-DMA mode The Sense Interrupt Status command resets the interrupt signal and, via the IC code and SE bit of Status Register 0, identifies the cause of the interrupt. SMSC DS – LPC47M112 Table 25 - Interrupt Identification Page 59 DATASHEET ...
Page 60
... Configure Default Values: EIS - No Implied Seeks EFIFO - FIFO Disabled POLL - Polling Enabled FIFOTHR - FIFO Threshold Set to 1 Byte SMSC DS – LPC47M112 SE IC INTERRUPT DUE Polling 1 00 Normal termination of Seek or Recalibrate command Abnormal termination of Seek Recalibrate command ...
Page 61
... It is the user's responsibility not to issue a new track position that will exceed the maximum track that is present in the extended area. To return to the standard floppy range (0-255) of tracks, a Relative Seek should be issued to cross the track 255 boundary. SMSC DS – LPC47M112 DIR ACTION 0 ...
Page 62
... Note: Bits D0-D3 can only be overwritten when OW is programmed as a "1".If either GAP or WGATE is a "1" then D0- D3 are ignored. Software and hardware resets have the following effect on the PERPENDICULAR MODE COMMAND: SMSC DS – LPC47M112 Page 62 DATASHEET Rev. 02/02/2005 ...
Page 63
... DUMPREG command has been modified to contain the additional data from these two commands. COMPATIBILITY The LPC47M112 was designed with software compatibility in mind fully backwards- compatible solution with the older generation 765A/B disk controllers. The FDC also implements on-board registers for compatibility with the PS/2, as well as PC/AT and PC/XT, floppy disk controller subsystems ...
Page 64
... Addressing of the accessible registers of the Serial Port is shown below. The base addresses of the serial ports are defined by the configuration registers (see Configuration section). The Serial Port registers are located at sequentially increasing addresses above these base addresses. The LPC47M112 contains two serial ports, each of which contain a register set as described below. ...
Page 65
... Disabling the interrupt system inhibits the Interrupt Identification Register and disables any Serial Port interrupt out of the LPC47M112. All other system functions operate in their normal manner, including the Line Status and MODEM Status Registers. The contents of the Interrupt Enable Register are described below ...
Page 66
... ONLY REGISTER BIT 3 BIT 2 BIT 1 BIT SMSC DS – LPC47M112 RCVR FIFO Bit 7 Bit 6 Trigger Level (BYTES Table 29 - Interrupt Control INTERRUPT SET AND RESET FUNCTIONS PRIORITY INTERRUPT INTERRUPT ...
Page 67
... LINE CONTROL REGISTER (LCR) Address Offset = 3H, DLAB = 0, READ/WRITE Start LSB Data 5-8 bits MSB Parity Stop SMSC DS – LPC47M112 INTERRUPT SET AND RESET FUNCTIONS PRIORITY INTERRUPT INTERRUPT LEVEL TYPE SOURCE Indication Removed From or Input to the RCVR FIFO during the ...
Page 68
... Divisor Latch Access bit (DLAB). It must be set high (logic "1") to access the Divisor Latches of the Baud Rate Generator during read or write operations. It must be set low (logic "0") to access the Receiver Buffer Register, the Transmitter Holding Register, or the Interrupt Enable Register. MODEM CONTROL REGISTER (MCR) Address Offset = 4H, DLAB = X, READ/WRITE SMSC DS – LPC47M112 BIT 1 BIT 0 WORD LENGTH 0 ...
Page 69
... The PE is set to a logic "1" upon detection of a parity error and is reset to a logic "0" whenever the Line Status Register is read. In the FIFO mode this error is associated with the particular character in the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO. SMSC DS – LPC47M112 Page 69 Rev. 02/02/2005 ...
Page 70
... Trailing Edge of Ring Indicator (TERI). Bit 2 indicates that the nRI input has changed from logic "0" to logic "1". Bit 3 Delta Data Carrier Detect (DDCD). Bit 3 indicates that the nDCD input to the chip has changed state. Note: Whenever bit set to a logic "1", a MODEM Status Interrupt is generated. Bit 4 SMSC DS – LPC47M112 Page 70 Rev. 02/02/2005 ...
Page 71
... When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO timeout interrupts occur as follows FIFO timeout interrupt occurs if all the following conditions exist least one character is in the FIFO. SMSC DS – LPC47M112 Upon loading either of the Divisor Latches bit Baud counter is Page 71 Rev. 02/02/2005 ...
Page 72
... DIVISOR USED TO GENERATE 16X CLOCK BAUD RATE 50 2304 75 1536 110 1047 134.5 857 150 768 300 384 600 192 1200 96 SMSC DS – LPC47M112 Table 30 - Baud Rates PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL 0.001 - - 0.004 - - - - Page 72 HIGH 1 2 SPEED BIT ...
Page 73
... Note : The percentage error for all baud rates, except where indicated otherwise, is 0.2%. 2 Note : The High Speed bit is located in the Device Configuration Space. SMSC DS – LPC47M112 PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL - 0.005 - - - - - - 0.030 0.16 0.16 ...
Page 74
... FIFO Control Register (Write Only) ADDR = 3 Line Control Register ADDR = 4 MODEM Control Register ADDR = 5 Line Status Register ADDR = 6 MODEM Status Register SMSC DS – LPC47M112 Table 31 - Reset Function RESET CONTROL All bits low RESET Bit 0 is high; Bits low RESET All bits low RESET ...
Page 75
... Note 6: Writing a one to this bit has no effect. DMA modes are not supported in this chip. Note 7: The UART1 and UART2 FCR’s are shadowed in the UART1 FIFO Control Shadow Register (runtime register at offset 0x20) and UART2 FIFO Control Shadow Register (runtime register at offset 0x21). SMSC DS – LPC47M112 REGISTER SYMBOL SCR ...
Page 76
... CPU reads the Rx FIFO or another character enters it. These FIFO related features allow optimization of CPU/UART transactions and are especially useful given the higher baud rate capability (256 kbaud). SMSC DS – LPC47M112 These capabilities account for the largely Page 76 Rev. 02/02/2005 ...
Page 77
... CRF2 in Logical Device 5. This register allows the time-out to be programmed to any value between 0 and 10msec in 100usec increments. IR Transmit Pins The following description pertains to the IRTX and IRTX2 pins of the LPC47M112. Following a VTR POR, the IRTX and IRTX2 pins will be output and low. They will remain low until one of the following conditions are met: IRTX2/GP35 Pin ...
Page 78
... I/O Addresses The Sound Blaster 16 MPU-401 UART mode MIDI interface requires two consecutive I/O addresses with possible base I/O addresses of 300h and 330h. The default is 330h. The LPC47M112 MPU-401 I/O base address is programmable on even-byte boundaries throughout the entire I/O address range (see Section “Activate and I/O Base address” ...
Page 79
... An interrupt is generated when either MIDI receive data or a command acknowledge is available to the host in the MIDI Data register. See Section “Bit 7 – MIDI Receive Buffer Empty” and “Interrupt” TYPE R/W R/W NAME MIDI DATA/COMMAND-ACKNOWLEDGE REGISTER SMSC DS – LPC47M112 ADDRESS TYPE R Table 34 - MIDI Data Port MPU-401 I/O BASE ADDRESS D5 ...
Page 80
... Bit 6 – MIDI Transmit Busy Bit 6 MIDI Transmit Busy indicates the send (write) state of the MIDI Data port and Command port (Table 37). There are no interrupts associated with MIDI transmit (write) data. STATUS PORT SMSC DS – LPC47M112 Table 35 - MPU-401 Status Port ...
Page 81
... MIDI Data register. 3 Note IRQ is the MPU-401 Host Interface IRQ shown in Figure 2. The UART Receive FIFO Threshold = 1. 4 Note MIDI RX CLOCK is the MIDI bit clock. The MIDI bit clock period is 32µs. SMSC DS – LPC47M112 Table 38 – MPU-401 Command Port ...
Page 82
... Data port. For example if the receive FIFO is not empty when an MPU-401 RESET command is received, the command acknowledge will appear first, before any unread FIFO data. In the examples above, the receive FIFO is cleared before the command acknowledge byte is placed in the MIDI Data port read buffer. SMSC DS – LPC47M112 MPU-401 Command Controller The MPU-401 Command Page 82 Rev ...
Page 83
... MIDI RX CLOCK is the MIDI bit clock. The MIDI bit clock period is 32µs. 17.3 The LPC47M112 configuration registers are in Logical Device B (see Configuration section). The configuration registers contain the MPU-401 Activate, Base Address and Interrupt select. The defaults for the Base Address and Interrupt Select configuration registers match the MPU-401 factory defaults ...
Page 84
... Datasheet 18 PARALLEL PORT The LPC47M112 incorporates an IBM XT/AT compatible parallel port. directional parallel port (SPP), the Enhanced Parallel Port (EPP) and the Extended Capabilities Port (ECP) parallel port modes. Refer to the Configuration Registers for information on disabling, power down, changing the base address of the parallel port, and selecting the mode of operation ...
Page 85
... BIT 3 nERR - nERROR The level on the nERROR input is read by the CPU as bit 3 of the Printer Status Register. A logic 0 means an error has been detected; a logic 1 means no error has been detected. BIT 4 SLCT - PRINTER SELECTED STATUS SMSC DS – LPC47M112 Table 39 - Parallel Port Connector STANDARD EPP ...
Page 86
... PD7 ports are read. An LPC I/O read cycle causes an EPP ADDRESS READ cycle to be performed and the data output to the host CPU, the deassertion of ADDRSTB latches the PData for the duration of the read cycle. This register is only available in EPP mode. EPP DATA PORT 0 ADDRESS OFFSET = 04H SMSC DS – LPC47M112 The address register is cleared at Page 86 Rev. 02/02/2005 ...
Page 87
... Write Sequence of operation 1. The host initiates an I/O write cycle to the selected EPP register WAIT is not asserted, the chip must wait until WAIT is asserted. 3. The chip places address or data on PData bus, clears PDIR, and asserts nWRITE. SMSC DS – LPC47M112 Page 87 Rev. 02/02/2005 ...
Page 88
... TAR to complete the write cycle. 7. Peripheral asserts nWAIT, indicating to the host that any hold time requirements have been satisfied and acknowledging the termination of the cycle. 8. Chip may modify nWRITE and nPDATA in preparation for the next cycle. SMSC DS – LPC47M112 Page 88 Rev. 02/02/2005 ...
Page 89
... The timing for a read operation (data) is shown in timing diagram EPP 1.7 Read Data cycle. The chip inserts wait states into the I/O read cycle when nWAIT is active low during the EPP cycle. This can be used to extend the cycle time. The read cycle can complete when nWAIT is inactive high. SMSC DS – LPC47M112 Page 89 Rev. 02/02/2005 ...
Page 90
... The following terms are used in this document: assert: When a signal asserts it transitions to a "true" state, when a signal deasserts it transitions to a "false" state. forward: Host to Peripheral communication. reverse: Peripheral to Host communication SMSC DS – LPC47M112 Table 40 - EPP Pin Descriptions TYPE EPP DESCRIPTION O This signal is active low. It denotes a write operation. ...
Page 91
... The port also supports run length encoded (RLE) decompression (required) in hardware. Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times the next byte repeated. SMSC DS – LPC47M112 D5 D4 ...
Page 92
... I (nPeriphRequest) nInit O nSelectIn O SMSC DS – LPC47M112 Table 41 - ECP Pin Descriptions DESCRIPTION During write operations nStrobe registers data or address into the slave on the asserting edge (handshakes with Busy). Contains address or data or RLE data. Indicates valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse ...
Page 93
... The operation of this register is only defined for the forward direction (direction is 0). Refer to the ECP Parallel Port Forward Timing Diagram, located in the Timing Diagrams section of this data sheet. SMSC DS – LPC47M112 Table 42 - ECP Register Definitions ECP MODES ...
Page 94
... Bytes written or DMAed from the system to this FIFO are transmitted by a hardware handshake to the peripheral using the standard parallel port protocol. Transfers to the FIFO are byte aligned. This mode is only defined for the forward direction. SMSC DS – LPC47M112 Page 94 Rev. 02/02/2005 ...
Page 95
... Returns the value of the interrupt to determine possible conflicts. BITS [5:3] Parallel Port IRQ (read-only) Refer to Table 44B. BITS [2:0] Parallel Port DMA (read-only) Refer to Table 44C. ecr (Extended Control Register) ADDRESS OFFSET = 402H Mode = all This register controls the extended ECP parallel port functions. SMSC DS – LPC47M112 Page 95 Rev. 02/02/2005 ...
Page 96
... L3-CRF0. All drivers have active pull-ups (push-pull). 101: Reserved 110: Test Mode. In this mode the FIFO may be written and read, but the data will not be transmitted on the parallel port. All drivers have active pull-ups (push-pull). SMSC DS – LPC47M112 Table 44A - Extended Control Register MODE Page 96 Rev. 02/02/2005 ...
Page 97
... Enhanced Super I/O Controller with LPC Interface Datasheet 111: Configuration Mode. In this mode the confgA, confgB registers are accessible at 0x400 and 0x401. All drivers have active pull-ups (push-pull). SMSC DS – LPC47M112 Page 97 Rev. 02/02/2005 ...
Page 98
... Termination from ECP Mode is similar to the termination from Nibble/Byte Modes. The host is permitted to terminate from ECP Mode only in specific well-defined states. The termination can only be executed while the bus is in the forward direction. To terminate while the channel is in the reverse direction, it must first be transitioned into the forward direction. SMSC DS – LPC47M112 BITS 5:3 DMA ...
Page 99
... FIFO. b.(1) When serviceIntr is 0, dmaEn is 0, direction is 1 and there are readIntrThreshold or more bytes in the FIFO. Also, an interrupt is generated when serviceIntr is cleared to 0 whenever there are readIntrThreshold or more bytes in the FIFO. SMSC DS – LPC47M112 D7 D[6:0] 0 Run-Length Count ...
Page 100
... The ECP requests programmed I/O transfers from the host by activating the interrupt. The programmed I/O will empty or fill the FIFO using the appropriate direction and mode. Note: A threshold equivalent to a threshold of 15. These two cases are treated the same. Programmed I/O - Transfers from the FIFO to the Host SMSC DS – LPC47M112 Page 100 Rev. 02/02/2005 ...
Page 101
... FIFO this time the FIFO is empty, it can be completely filled in a single burst, otherwise a minimum of (16-<threshold>) bytes may be written to the FIFO in a single burst. This process is repeated until the last byte is transferred into the FIFO. SMSC DS – LPC47M112 Page 101 Rev. 02/02/2005 ...
Page 102
... The pins of the LPC47M112 can be divided into two major categories: system interface and floppy disk drive interface. The floppy disk drive pins are disabled so that no power will be drawn through the part as a result of any voltage applied SMSC DS – ...
Page 103
... Pins used for local logic control or part programming are unaffected. Table 48 depicts the state of the floppy disk drive interface pins in the powerdown state. Table 48 - State of Floppy Disk Drive Interface Pins in Powerdown FDD PINS nRDATA nWRTPRT nTRK0 nINDEX nDSKCHG nMTR0 nDS0 SMSC DS – LPC47M112 AVAILABLE REGISTERS PC-AT PS/2 (MODEL 30) ---- SRA ---- SRB DOR (1) DOR (1) --- ...
Page 104
... The parallel port logic can change powerdown modes when the ECP mode is changed through the ecr register or when the parallel port mode is changed through the configuration registers. Serial IRQ The LPC47M112 supports the serial interrupt to transmit interrupt information to the host system. The serial interrupt scheme adheres to the Serial IRQ Specification for PCI Systems, Version 6.0. SMSC DS – LPC47M112 ...
Page 105
... Note 1: The next SER_IRQ cycle’s Start Frame pulse may or may not start immediately after the turn- around clock of the Stop Frame. Note 2: There may be none, one or more Idle states during the Stop Frame. Note 3: Stop pulse is 2 clocks wide for Quiet mode, 3 clocks wide for Continuous mode. SMSC DS – LPC47M112 IRQ0 FRAME IRQ1 FRAME R T ...
Page 106
... Stop Frames pulse width to determine the next SER_IRQ Cycle’s mode. SER_IRQ Data Frame Once a Start Frame has been initiated, the LPC47M112 will watch for the rising edge of the Start Pulse and start counting IRQ/Data Frames from there. Each IRQ/Data Frame is three clocks: Sample phase, Recovery phase, and Turn-around phase ...
Page 107
... Host Controller’s responsibility to provide the default values to 8259’s and other system logic before the first SER_IRQ Cycle is performed. For SER_IRQ system suspend, insertion, or removal application, the Host controller should be programmed into Continuous (IDLE) mode first. This is to guarantee SER_IRQ bus is in IDLE state before the system configuration changes. SMSC DS – LPC47M112 Page 107 Rev. 02/02/2005 ...
Page 108
... Enhanced Super I/O Controller with LPC Interface Datasheet 21 8042 KEYBOARD CONTROLLER DESCRIPTION The LPC47M112 is a Super I/O and Universal Keyboard Controller that is designed for intelligent keyboard management in desktop computer applications. The Universal Keyboard Controller uses an 8042 microcontroller CPU core. LPC47M112 enhancements to the 8042. For general information about the 8042, refer to the "Hardware Description of the 8042" ...
Page 109
... If "EN FLAGS" has been executed and P24 is set to a one: the OBF flag is gated onto KIRQ. The KIRQ signal can be connected to system interrupt to signify that the LPC47M112 CPU has written to the output data register via "OUT DBB,A". If P24 is set to a zero, KIRQ is forced low. On power-up, after a valid RST pulse has been delivered to the device, KIRQ is reset to 0. KIRQ will normally reflects the status of writes " ...
Page 110
... If "EN FLAGS" has been executed and P25 is set to a one:; IBF is inverted and gated onto MIRQ. The MIRQ signal can be connected to system interrupt to signify that the LPC47M112 CPU has read the DBB register. If "EN FLAGS” has not been executed, MIRQ is controlled by P25, Writing a zero to P25 forces MIRQ low, a high forces MIRQ high. (MIRQ is normally selected as IRQ12 for mouse support) ...
Page 111
... Enhanced Super I/O Controller with LPC Interface Datasheet Host I/F Status Register The Status register is 8 bits wide. Table 51 shows the contents of the Status register. SMSC DS – LPC47M112 Page 111 Rev. 02/02/2005 ...
Page 112
... In powerdown mode, the external clock signal is not loaded by the chip. DEFAULT RESET CONDITIONS The LPC47M112 has one source of hardware reset: an external reset via the nPCI_RESET pin. Refer to Table 46 for the effect of each type of reset on the internal registers. ...
Page 113
... Enhanced Super I/O Controller with LPC Interface Datasheet GATEA20 AND KEYBOARD RESET The LPC47M112 provides two options for GateA20 and Keyboard Reset: 8042 Software Generated GateA20 and KRESET and Port 92 Fast GateA20 and KRESET. PORT 92 FAST GATEA20 AND KEYBOARD RESET Port 92 Register This port can only be read or written if Port 92 has been enabled via bit 2 of the KRST_GA20 Register (Logical Device 7, 0xF0) set to 1 ...
Page 114
... Register forces ALT_A20 high. ALT_A20 high drives nA20M to the CPU high, regardless of the state of A20GATE from the keyboard controller. Upon reset, this signal is driven low. 21.1 IRQs The implementation of the latches on the keyboard and mouse interrupts is shown below. SMSC DS – LPC47M112 14us 6us KRST KRST_GA20 ...
Page 115
... Bit[4]: MLATCH – Mouse Interrupt latch control bit. 0=MINT is the 8042 MINT ANDed with Latched MINT (default), 1=MINT is the latched 8042 MINT. Bit[3]: KLATCH – Keyboard Interrupt latch control bit. 0=KINT is the 8042 KINT ANDed with Latched KINT (default), 1=KINT is the latched 8042 KINT. SMSC DS – LPC47M112 KLATCH Bit VCC D ...
Page 116
... PME events. The LPC47M112 has “isolation” bits for the keyboard and mouse signals, which allow the keyboard and mouse data signals to go into the wakeup logic but block the clock and data signals from the 8042. These bits may be used anytime it is necessary to isolate the 8042 keyboard and mouse signals from the 8042 before entering a system sleep state ...
Page 117
... Enhanced Super I/O Controller with LPC Interface Datasheet 22 GENERAL PURPOSE I/O The LPC47M112 provides a set of flexible Input/Output control functions to the system designer through the 37 dedicated independently programmable General Purpose I/O pins (GPIO). The GPIO pins can perform basic I/O and many of them can be individually enabled to generate an SMI and a PME. ...
Page 118
... Fan Speed Control 1 61 GPIO Infrared Rx 62 Infrared Tx GPIO 63 GPIO Keyboard Reset 64 GPIO Gate A20 SMSC DS – LPC47M112 The GPIO ports with their alternate functions and ALT. ALT. DATA 1 FUNC. 2 FUNC. 3 REGISTER GP1 GP2 EETI EETI GP3 Page 118 DATA REGISTER ...
Page 119
... GP43, the analog game port pins (J1X, J1Y, J2X, J2Y) and the either edge triggered interrupts. When the alternate function is selected for the analog joystick pins (GP14, GP15, GP16 and GP17), these pins become open drain, non-inverted outputs. The basic GPIO configuration options are summarized in Table 54. SMSC DS – LPC47M112 ALT. ALT. DATA 1 FUNC ...
Page 120
... Enhanced Super I/O Controller with LPC Interface Datasheet SMSC DS – LPC47M112 Page 120 Rev. 02/02/2005 ...
Page 121
... GPIO data register is output to the GPIO pin. Reading from a GPIO port that is programmed as an output returns the last value written to the data register (Table 57). When the GPIO is programmed as an output, the pin is excluded from the PME and SMI logic. HOST OPERATION SMSC DS – LPC47M112 Table 54 - GPIO Configuration Summary POLARITY BIT BIT ...
Page 122
... WRITE NO EFFECT The LPC47M112 provides 31 GPIOs that can directly generate a PME. See the table in the next section. The polarity bit in the GPIO control registers select the edge on these GPIO pins that will set the associated status bit in the PME_STS 2 register. The default is the low-to-high edge. If the corresponding enable bit in the PME_EN 2 register and the PME_EN bit in the PME_EN register is set, a PME will be generated ...
Page 123
... Miscellaneous Status Register (MSC_STS) is for the either edge triggered interrupt status bits. If the EETI function is selected for a GPIO then both a high-to-low and a low-to-high edge will set the corresponding MSC status bits. Status bits are cleared on a write of ‘1’. See Runtime Register section for more information. 22.3 SMSC DS – LPC47M112 PME SMI EETI ...
Page 124
... Enhanced Super I/O Controller with LPC Interface Datasheet The LPC47M112 provides LED functionality on two GPIOs, GP60 and GP61. These pins can be configured to turn the LED on and off and blink independent of each other through the LED1 and LED2 runtime registers at offset 0x5D and 0x5E from the base address located in the primary base I/O address in Logical Device A. ...
Page 125
... Datasheet 23 SYSTEM MANAGEMENT INTERRUPT (SMI) The LPC47M112 implements a “group” nIO_SMI output pin. The System Management Interrupt is a non-maskable interrupt with the highest priority level used for OS transparent power management. The nIO_SMI group interrupt output consists of the enabled interrupts from each of the functional blocks in the chip and many of the GPIOs and the Fan tachometer pins ...
Page 126
... See the “Keyboard and Mouse PME Generation” section for information about using the keyboard and mouse signals to generate a PME. In the LPC47M112 the nIO_PME pin can be programmed open drain, active low, driver. The LPC47M112 nIO_PME pin is fully isolated from other external devices that might pull the nIO_PME signal low; i.e., the nIO_PME signal is capable of being driven high externally by another active device or pullup even when the LPC47M112 VCC is grounded, providing VTR power is active ...
Page 127
... Note: Bit 5 of the SMI_EN2 register must also be set. 24.1 The LPC47M112 has logic to detect a single keyboard scan code for wakeup (PME generation). The scan code is programmed onto the Keyboard Scan Code Register, a runtime register at offset 0x5F from the base address located in the primary base I/O address in Logical Device A ...
Page 128
... Note: The generation of a PME for this event is controlled by the PME enable bit (located in the PME_EN1 register at bit 5) when the logic for feature is turned on. SMSC DS – LPC47M112 Page 128 Rev. 02/02/2005 ...
Page 129
... Multiplier bits in the Fan Control register to determine the fan speed F 25.1.1.2 Duty Cycle Control for Fan x, Bits D6 – D1 The Duty Cycle Control (DCC) bits determine the fan duty cycle. The LPC47M112 has ≈1.56% duty cycle resolution. When DCC = “000000” (min. value high ...
Page 130
... Clock Select bit in the Fan x registers to determine the fan speed F 25.2 The LPC47M112 implements fan tachometer inputs for signals from fans equipped with tachometer outputs. The part can generate both a PME and an SMI when the fan speed drops below a predetermined value. See description below ...
Page 131
... Term 1 in Equation 1 for the example above will be 160. Therefore, the preload value is chosen that when the count reaches 192, this will correspond to 70% of the normal RPM for the generation of a PME or SMI. A representation of the logic for the fan tachometer implementation is shown below. 32 kHz SMSC DS – LPC47M112 6 + Preload (Equation 1) Preload ...
Page 132
... Divide by 8 1100 Pins 51 and 52 are the fan tachometer inputs, FAN_TACH2 and FAN_TACH1, respectively. The configuration registers for the fan tachometer inputs are defined in the “Runtime Registers” section. SMSC DS – LPC47M112 TERM 1 FOR “DIVIDE BY 2” PRELOAD (DEFAULT) IN DECIMAL ...
Page 133
... Enhanced Super I/O Controller with LPC Interface Datasheet 26 SECURITY FEATURE The following register describes the functionality to support security in the LPC47M112. 26.1 Control The GPIO pin GP43 is used for the Device Disable Register Control (DDRC) function. Setting bits[3:2] of the GP43 configuration register to ‘01’, selects the DDRC function for the GP43 pin. When bits[3:2]=01 the GP43 pin is an input, with non-inverted polarity. Bits[3:2] cannot be cleared by writing to these bits ...
Page 134
... Datasheet 27 GAME PORT LOGIC The LPC47M112 implements logic to support a dual game port. This logic includes the following for each game port: two 555 timers, two game port RC constant inputs (x-axis and y-axis), two game port button inputs and game port interface logic. The implementation of the Game Port uses a simple A/D converter constructed from a 555 timer to digitize the analog value of a potentiometer for the x-axis and y-axis of the joystick ...
Page 135
... The LPC47M112 has a reference voltage pin input on pin 44 of the part. This reference voltage can be connected to either a 5V supply or a 3.3V supply used for the game port. The reference voltage is used in the game port logic so that the joystick trigger voltage is 2/3 VREF where VREF is either ...
Page 136
... Enhanced Super I/O Controller with LPC Interface Datasheet 28 RUNTIME REGISTERS The following registers are runtime registers in the LPC47M112. They are located at the address programmed in the Base I/O Address in Logical Device A at the offset shown. These registers are powered by VTR. Table 57 - Runtime Register Block Summary ...
Page 137
... R/W 46 R/W 47 R R/W 4C R/W Note 2 4D R/W 4E R/W Note 3 4F R R/W 57 R R/W 5C R/W SMSC DS – LPC47M112 VCC SOFT POR RESET VTR POR - - 0x01 - - - 0x01 - - - 0x01 - - - - - - - 0x01 - - - 0x01 - - - 0x01 - - - 0x01 - - - 0x01 - - - 0x01 - 0x00 0x01 - 0x00 0x01 ...
Page 138
... Table 58 - Runtime Register Description (hex) DESCRIPTION 00 Bit[0] PME_Status = 0 (default) (R/ Set when LPC47M112 would normally assert the nIO_PME signal, independent of the state of the PME_En bit. Bit[7:1] Reserved PME_Status is not affected by Vcc POR, SOFT RESET or HARD RESET. Writing a “1” to PME_Status will clear it and cause the LPC47M112 to stop asserting nIO_PME, in enabled. Writing a “ ...
Page 139
... Default = 0x00 on VTR POR PME_STS2 Default = 0x00 on VTR POR PME_STS3 Default = 0x00 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 04 PME Wake Status Register 1 This register indicates the state of the individual PME wake (R/W) sources, independent of the individual source enables or the PME_En bit. ...
Page 140
... Reserved – reads return 0 (R) 0A PME Wake Enable Register 1 This register is used to enable individual LPC47M112 PME (R/W) wake sources onto the nIO_PME wake bus. When the PME Wake Enable register bit for a wake source is active (“1”), if the source asserts a wake event so that the associated status bit is “ ...
Page 141
... The PME Wake Enable register is not affected by Vcc POR, SOFT RESET or HARD RESET. 0C PME Wake Status Register 3 This register is used to enable individual LPC47M112 PME (R/W) wake sources onto the nIO_PME wake bus. When the PME Wake Enable register bit for a wake source is active (“ ...
Page 142
... The PME Wake Enable register is not affected by Vcc POR, SOFT RESET or HARD RESET. 0E PME Wake Enable Register 5 This register is used to enable individual LPC47M112 PME (R/W) wake sources onto the nIO_PME wake bus. When the PME Wake Enable register bit for a wake source is active (“ ...
Page 143
... VTR POR (Note 6) SMI_STS5 Default = 0x00 on VTR POR N/A SMI_EN1 Default = 0x00 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 11 SMI Status Register 2 This register is used to read the status of the SMI inputs. (R/W) Bit[0] MINT. Cleared at source. Bit[1] KINT. Cleared at source. Bit[2] IRINT. This bit is set by a transition on the IR pin (IRRX or IRRX2 as selected in CR L5-F1-B6 i ...
Page 144
... VTR POR SMI_EN4 Default = 0x00 on VTR POR SMI_EN5 Default = 0x00 on VTR POR N/A SMSC DS – LPC47M112 (hex) DESCRIPTION 17 SMI Enable Register 2 This register is used to enable the different interrupt sources onto the group nSMI output, and the group nSMI output onto (R/W) the nIO_SMI GPI/O pin, the serial IRQ stream or into the PME Logic ...
Page 145
... Default = 0x01 on VCC POR Floppy Data Rate Select Shadow UART1 FIFO Control Shadow SMSC DS – LPC47M112 (hex) DESCRIPTION 1C Miscellaneous Status Register Bits[5:0] can be cleared by writing their position (R/W) (writing a 0 has no effect). Bit[0] Either Edge Triggered Interrupt Input 0 Status. This bit is set when an edge occurs on the GP21 pin. ...
Page 146
... GP43 register bits[3:2] ≠ 01 READ-ONLY When GP43 register bits[3:2] =01 AND GP43 pin = 1 GP10 Default = 0x01 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 21 UART FIFO Control Shadow 2 Bit[0] FIFO Enable (R) Bit[1] RCVR FIFO Reset Bit[2] XMIT FIFO Reset Bit[3] DMA Mode Select ...
Page 147
... VTR POR GP13 Default = 0x01 on VTR POR GP14 Default = 0x01 on VTR POR GP15 Default = 0x01 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 24 General Purpose I/0 bit 1.1 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[2] Alternate Function Select 1= J1B2 (Joystick 1, Button 2) ...
Page 148
... GP20 Default = 0x01 on VTR POR GP21 Default =0x01 on VTR POR GP22 Default =0x01 on VTR POR N/A SMSC DS – LPC47M112 (hex) DESCRIPTION 29 General Purpose I/0 bit 1.6 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[2] Alternate Function Select 1= J2X (Joystick 2, X-Axis RC Constant) 0=GPIO ...
Page 149
... VTR POR GP27 Default = 0x01 on VTR POR GP30 Default = 0x01 on VTR POR GP31 Default = 0x01 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 2F General Purpose I/0 bit 2.4 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[2] Reserved Bits[6:3] Reserved Bit[7] Output Type Select ...
Page 150
... VTR POR GP35 Default = 0x04 on VTR POR, VCC POR and Hard Reset (Note 3) GP36 Default = 0x01 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 35 General Purpose I/0 bit 3.2 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[2] Alternate Function Select 1=FAN2 0=GPIO ...
Page 151
... VTR POR GP40 Default =0x01 on VTR POR GP41 Default =0x01 on VTR POR GP42 Default =0x01 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 3A General Purpose I/0 bit 3.7 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[2] Alternate Function Select 1=A20M 0=Basic GPIO function ...
Page 152
... GP50 Default = 0x01 on VTR POR GP51 Default = 0x01 on VTR POR GP52 Default = 0x01 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 3E General Purpose I/0 bit 4.3 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[3:2] Alternate Function Select 11=Either Edge Triggered Interrupt Input 3 (Note 1), 10= Reserved 01=Device Disable Register Control ...
Page 153
... Reset (Note 4) GP54 Default = 0x01 on VTR POR GP55 Default = 0x01 on VTR POR GP56 Default = 0x01 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 42 General Purpose I/0 bit 5.3 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[3:2] Alternate Function Select 11= Reserved 10= Reserved 01=TXD2 ...
Page 154
... VTR POR GP61 Default = 0x01 on VTR POR N/A N/A GP1 Default = 0x00 on VTR POR GP2 Default = 0x00 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 46 General Purpose I/0 bit 5.7 Bit[0] In/Out : =1 Input, =0 Output (R/W) Bit[1] Polarity : =1 Invert Invert Bit[3:2] Alternate Function Select 11=Reserved 10=Reserved 01=nDTR2 ...
Page 155
... POR, Hard Reset and VTR POR GP6 Default = 0x00 on VTR POR N/A N/A N/A N/A N/A FAN1 Default = 0x00 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 4D General Purpose I/0 Data Register 3 Bit[0] GP30 (R/W) Bit[1] GP31 Bit[2] GP32 Bit[3] GP33 Bit[4] GP34 Bit[5] GP35 Bit[6] GP36 Bit[7] GP37 4E ...
Page 156
... FAN2 Default = 0x00 on VTR POR Fan Control Default = 0x50 on VTR POR Fan1 Tachometer Register Default = 0x00 on VTR POR SMSC DS – LPC47M112 (hex) DESCRIPTION 57 FAN Register 2 Bit[0] Fan Control (R/W) 1=FAN2 pin is high 0=bits[6:1] control the duty cycle of the FAN2 pin. Bit[6:1] Duty Cycle Control for FAN2 ...
Page 157
... GP 62 simultaneously. If P17 is selected on GP20 and GP62, simultaneously, then P17 on GP62 will function and P17 on GP20 will not. Note 1: If the EETI function is selected for this GPIO then both a high-to-low and a low-to-high edge will set the PME, SMI and MSC status bits SMSC DS – LPC47M112 (hex) DESCRIPTION 5A Fan Tachometer Register 2 Bit[7:0] The 8-bit FAN2 tachometer count ...
Page 158
... VCC POR since these pins revert to their non-inverting GPIO output function when VCC is removed from the part. These GPIOs cannot be used for PME wakeup when the part is under VTR power (VCC=0). Note 7: These bits are R/W but have no effect on circuit operation. SMSC DS – LPC47M112 Page 158 Rev. 02/02/2005 ...
Page 159
... The following register is located at an offset of zero from (GAME_PORT) the address into the base I/O address register for Logical Device 9. REG OFFSET NAME Game Port Register Default = 0x00 on VTR POR SMSC DS – LPC47M112 Table 59 - Game Port (hex) DESCRIPTION 00 Game Port Register Bit[0] ...
Page 160
... SYSTEM ELEMENTS Primary Configuration Address Decoder After a hard reset (nPCI_RESET pin asserted) or Vcc Power On Reset the LPC47M112 is in the Run Mode with all logical devices disabled. The logical devices may be configured through two standard Configuration I/O Ports (INDEX and DATA) by placing the LPC47M112 into Configuration Mode. ...
Page 161
... DX,AL ;Point to LD# Config Reg MOV DX,02FH MOV AL, 08H OUT DX,AL;Point to Logical Device 8 ; MOV DX,02EH MOV AL,E0H OUT DX,AL ; Point to CRE0 MOV DX,02fH MOV AL,02H OUT DX,AL ; Update CRE0 ;-----------------------------. ; EXIT CONFIGURATION MODE ;-----------------------------' MOV DX,02EH MOV AX,0AAH OUT DX,AL SMSC DS – LPC47M112 | | | | Page 161 Rev. 02/02/2005 ...
Page 162
... Datasheet Notes: HARD RESET: nPCI_RESET pin asserted SOFT RESET: Bit 0 of Configuration Control register set to one All host accesses are blocked for 500µs after Vcc POR (see Power-up Timing Diagram) Table 60 – LPC47M112 Configuration Registers Summary HARD INDEX TYPE RESET ...
Page 163
... R/W 0x00, 0x61 0x00 0XF0 R/W - 0xF1 R - LOGICAL DEVICE B CONFIGURATION REGISTERS (MPU-401) 0x30 R/W 0x00 0x60, R/W 0x03 0x61 R/W 0x30 SMSC DS – LPC47M112 SOFT VCC POR VTR POR RESET 0x00 0x00 - 0x00 0x00 0x00 0x00, 0x00, 0x00, 0x00 0x00 0x00 0x00 0x00 0x00 0x00 ...
Page 164
... Enhanced Super I/O Controller with LPC Interface Datasheet HARD INDEX TYPE RESET 0x70 R/W 0x05 Note 1: CR22 bit 5 and bit 7 are reset on VTR only. Note: Reserved registers are read-only, reads return 0. SMSC DS – LPC47M112 SOFT VCC POR VTR POR RESET 0x05 0x05 0x05 Page 164 CONFIGURATION REGISTER Primary ...
Page 165
... R/W Default = 0x00 on VCC POR, VTR POR, SOFT RESET and HARD RESET SMSC DS – LPC47M112 Table 61 - Chip Level Registers DESCRIPTION Chip (Global) Control Registers Reserved - Writes are ignored, reads return 0. The hardware automatically clears this bit after the write, there is no need for software to clear the bits. ...
Page 166
... HARD RESET Chip Level 0x29 Vendor Defined TEST 6 0x2A R/W Default = 0x00, on VCC POR and VTR POR SMSC DS – LPC47M112 DESCRIPTION Bit[0] FDC Bit[1] Reserved Bit[2] Reserved Bit[3] Parallel Port Bit[4] Serial Port 1 Bit[5] Serial Port 2 Bit[6] Serial Port 3 Bit[7] Reserved (read as 0) ...
Page 167
... The Logical Device registers are accessible only when the device is in the Configuration State. The logical register addresses are shown in the table below. LOGICAL DEVICE REGISTER SMSC DS – LPC47M112 DESCRIPTION Test Modes: Reserved for SMSC. Users should not write to this register, may produce undesired results. ...
Page 168
... Note 1: A logical device will be active and powered up according to the following equation: DEVICE ON (ACTIVE) = (Activate Bit SET or Pwr/Control Bit SET). The Logical device's Activate Bit and its Pwr/Control Bit are linked such that setting or clearing one sets or clears the other. SMSC DS – LPC47M112 ADDRESS DESCRIPTION (0x30) Bits[7:1] Reserved, set to zero ...
Page 169
... Note 3: The default value of the Primary Interrupt Select register for logical device 0 is 0x06. Note 4: The default value of the DMA Channel Select register for logical device 0 (FDD) is 0x02 and for logical device 3 and 5 is 0x04. SMSC DS – LPC47M112 Page 169 Rev. 02/02/2005 ...
Page 170
... Serial Port 1 0x05 Serial Port 2 0x06 Reserved 0x07 KYBD 0x08 Reserved 0x09 Game Port 0x0A Runtime Registers 0x0B MPU-401 SMSC DS – LPC47M112 BASE I/O REGISTER RANGE INDEX (NOTE 1) 0x60,0x61 [0x0100:0x0FF8 BYTE BOUNDARIES n/a n/a n/a n/a 0x60,0x61 [0x0100:0x0FFC BYTE BOUNDARIES (EPP Not supported) ...
Page 171
... IRQs are disabled if not used/selected by any Logical Device. Refer to Note A. Note: nSMI must be disabled to use IRQ2. Note: All IRQ’s are available in Serial IRQ mode. Note 1: The default value of the Primary Interrupt Select register for logical device 0 is 0x06. SMSC DS – LPC47M112 BASE I/O REGISTER RANGE INDEX (NOTE 1) ...
Page 172
... ECR REGISTER) 000 001 010 011 100 101 110 111 d. Keyboard Controller: Refer to the KBD section of this spec. SMSC DS – LPC47M112 DEFINITION Bits[2:0] select the DMA Channel. 0x00= Reserved 0x01= DMA1 0x02= DMA2 0x03= DMA3 0x04-0x07= No DMA active IRQ PIN CONTROLLED BY PRINTER ...
Page 173
... Bit[7:4] Reserved. Bits[1:0] Floppy Drive A Type Bits[3:2] Floppy Drive B Type Bits[5:4] Reserved (could be used to store Floppy Drive C type) Bits[7:6] Reserved (could be used to store Floppy Drive D type) Note: The LPC47M112 supports two floppy drives Reserved, Read as 0 (read only) Page 173 STATE Rev ...
Page 174
... HARD RESET 0xF1 R/W PP Mode Register 2 Default = 0x00 on VCC POR, VTR POR and HARD RESET SMSC DS – LPC47M112 DEFINITION Bits[1:0] Drive Type Select: DT1, DT0 Bits[2] Read as 0 (read only) Bits[4:3] Data Rate Table Select: DRT1, DRT0 Bits[5] Read as 0 (read only) ...
Page 175
... Table 68 - Serial Port 2, Logical Device 5 [Logical Device Number = 0x05] NAME REG INDEX Serial Port 2 0xF0 R/W Mode Register Default = 0x00 on VCC POR, VTR POR and HARD RESET SMSC DS – LPC47M112 DEFINITION Bit[0] MIDI Mode = 0 MIDI support disabled (default MIDI support enabled Bit[1] High Speed = 0 High Speed Disabled(default) ...
Page 176
... Note 1: The TXD2_MODE bit is a VTR powered bit that is reset on VTR POR only. Table 69 - KYBD, Logical Device 7 [Logical Device Number = 0x07] NAME REG INDEX KRST_GA20 0xF0 R/W Default = 0x00 on VCC POR, VTR POR and HARD RESET SMSC DS – LPC47M112 DEFINITION Bit[0] Receive Polarity = 0 Active High (Default Active Low Bit[1] Transmit Polarity = 0 Active High = 1 ...
Page 177
... MPU-401 Primary 0x61 R/W Base I/O Address Low Byte Default = 0x30 on HARD RESET, SOFT RESET, VCC POR and VTR POR SMSC DS – LPC47M112 DEFINITION Bit[0] Reserved Reserved - read as ‘0’ Table 70 - PME, Logical Device A DEFINITION Bit[0] (CLK32_PRSN) 0=32kHz clock is connected to the CLKI32 pin (default) ...
Page 178
... High Input Leakage IO6 Type Buffer Low Output Level High Output Level Output Leakage OD6 Type Buffer Low Output Level Output Leakage O6 Type Buffer Low Output Level High Output Level SMSC DS – LPC47M112 Maximum Guaranteed Ratings* SYMBOL MIN TYP MAX V 0.8 ILI V 2.0 ...
Page 179
... Output Leakage OP14 Type Buffer Low Output Level High Output Level Output Leakage IOP14 Type Buffer Low Output Level High Output Level Output Leakage IOD16 Type Buffer Low Output Level Output Leakage SMSC DS – LPC47M112 SYMBOL MIN TYP MAX ...
Page 180
... TRI and CIR ‘off’ is 250 µA. Note 5: Min I with V TRI CC CAPACITANCE T = 25° 1MHz PARAMETER SYMBOL Clock Input Capacitance Input Capacitance Output Capacitance C SMSC DS – LPC47M112 SYMBOL MIN TYP MAX I ± ± ± CCI ...
Page 181
... Enhanced Super I/O Controller with LPC Interface Datasheet 31 TIMING DIAGRAMS For the Timing Diagrams shown, the following capacitive loads are used on outputs. SMSC DS – LPC47M112 CAPACITANCE NAME TOTAL (pF) SER_IRQ 50 nLAD[3:0] 50 nLDRQ 50 nDIR 240 nSTEP 240 nDS0-1 240 nWDATA 240 PD[0:7] 240 nSTROBE 240 ...
Page 182
... Clock Cycle Time for 14.318MHz t2 Clock High Time/Low Time for 14.318MHz t1 Clock Cycle Time for 32kHz t2 Clock High Time/Low Time for 32kHz Clock Rise Time/Fall Time (not shown) SMSC DS – LPC47M112 t 1 FIGURE 8 - POWER-UP TIMING MIN 300 100 125 t1 t2 FIGURE 9A - INPUT CLOCK TIMING ...
Page 183
... Rise Time t5 Fall Time nPCI_RESET NAME t4 nPCI_RESET width (Note 1) Note 1: The nPCI_RESET width is dependent upon the processor clock. The nPCI_RESET must be active while the clock is running and stable. SMSC DS – LPC47M112 FIGURE 9B – PCI CLOCK TIMING DESCRIPTION t4 FIGURE 9C - RESET TIMING DESCRIPTION ...
Page 184
... Float to Active Delay t3 Active to Float Delay CLK Input FIGURE 11 – INPUT TIMING MEASUREMENT CONDITIONS, LPC SIGNALS NAME t1 Input Set Up Time to CLK – Bused Signals t2 Input Hold Time from CLK SMSC DS – LPC47M112 t1 t2 DESCRIPTION t1 Inputs Valid DESCRIPTION Page 184 t3 MIN TYP ...
Page 185
... Enhanced Super I/O Controller with LPC Interface Datasheet PCI_CLK nLFRAME nLAD[3: Note: L1=Start; L2=CYCTYP+DIR; L3=Sync of 0000 PCI_CLK nLFRAME nLAD[3: Note: L1=Start; L2=CYCTYP+DIR; L3=Sync of 0000 SMSC DS – LPC47M112 Address Data TAR Sync=0110 FIGURE 12 – I/O WRITE Address TAR Sync=0110 FIGURE 13 – I/O READ Page 185 L3 TAR L3 ...
Page 186
... PCI_CLK nLFRAME Start C+D CHL Size nLAD[3:0] Note: L1=Sync of 0000 PCI_CLK nLFRAME nLAD[3:0] Start C+D CHL Size Note: L1= Sync of 0000 SMSC DS – LPC47M112 MSB LSB TAR Sync=0101 FIGURE 15 – DMA WRITE (FIRST BYTE) Data TAR Sync=0101 FIGURE 16 – DMA READ (FIRST BYTE) Page 186 ...
Page 187
... Setup Time nDIR Low (Note) *X specifies one MCLK period and Y specifies one WCLK period. MCLK = 16 x Data Rate (at 500 kb/s MCLK = 8 MHz) WCLK = 2 x Data Rate (at 500 kb/s WCLK = 1 MHz) Note: The nDS0-1 setup and hold times must be met by software. SMSC DS – LPC47M112 ...
Page 188
... Command Asserted to nWAIT Deasserted t9 Command Deasserted to nWAIT Asserted Note 1: nWAIT must be filtered to compensate for ringing on the parallel bus cable. WAIT is considered to have settled after it does not transition for a minimum of 50 nsec. SMSC DS – LPC47M112 DESCRIPTION Page 188 ...
Page 189
... Deasserted to Command Deasserted (Note 1) t11 PDATA Valid to nWAIT Deasserted t12 PDATA Hi-Z to nWAIT Asserted Note 1: nWAIT is considered to have settled after it does not transition for a minimum of 50 ns. Note 2: When not executing a write cycle, EPP nWRITE is inactive high. SMSC DS – LPC47M112 t11 ...
Page 190
... FIGURE 20 – EPP 1.7 DATA OR ADDRESS WRITE CYCLE NAME t1 Command Deasserted to nWRITE Change t2 Command Deasserted to PDATA Invalid t3 PDATA Valid to Command Asserted t4 nWRITE to Command t5 Command Deasserted to nWAIT Deasserted SMSC DS – LPC47M112 t3 t4 DESCRIPTION Page 190 MIN TYP MAX UNITS 0 40 ...
Page 191
... Enhanced Super I/O Controller with LPC Interface Datasheet nWRITE PD<7:0> nDATASTB nADDRSTB nWAIT FIGURE 21 – EPP 1.7 DATA OR ADDRESS READ CYCLE NAME t1 Command Asserted to PDATA Valid t2 Command Deasserted to PDATA Hi-Z t3 Command Deasserted to nWAIT Deasserted SMSC DS – LPC47M112 t1 DESCRIPTION Page 191 t2 t3 MIN TYP MAX UNITS Rev ...
Page 192
... HostAck (nALF) high to acknowledge the handshake. The peripheral then sets PeriphClk (nACK) high. After the host has accepted the data it sets HostAck (nALF) low, completing the transfer. This sequence is shown in Figure 24. SMSC DS – LPC47M112 Page 192 Rev. 02/02/2005 ...
Page 193
... BUSY Inactive to nSTROBE Active t6 BUSY Inactive to PDATA Invalid (Note 1) Note 1: The data is held until BUSY goes inactive or for time t3, whichever is longer. This only applies if another data transfer is pending other data transfer is pending, the data is held indefinitely. SMSC DS – LPC47M112 DESCRIPTION ...
Page 194
... BUSY Deasserted to nSTROBE Asserted (Notes 1,2) t8 BUSY Asserted to nSTROBE Deasserted (Note 2) Note 1: Maximum value only applies if there is data in the FIFO waiting to be written out. Note 2: BUSY is not considered asserted or deasserted until it is stable for a minimum 130 ns. SMSC DS – LPC47M112 ...
Page 195
... Deasserted to nACK Deasserted Note 1: Maximum value only applies if there is room in the FIFO and terminal count has not been received. ECP can stall by keeping nALF low. Note 2: nACK is not considered asserted or deasserted until it is stable for a minimum 130 ns. SMSC DS – LPC47M112 ...
Page 196
... 2.4kba Recei ve Pu lse Detection ria ceived p ulse is consi dered d etecte d if the receive d p ulse is a mini mum o f 1.41µ RX: L5, CRF1 Bit nIRRX: L5, CRF1 (defaul t) SMSC DS – LPC47M112 ...
Page 197
... Bit Tim e at 4.8kbaud t2 Bit Tim e at 2.4kbaud Notes: 1. IrDA @ 115k i s HPSIR compati ble. IrDA @ 2400 low compatibility with HP95LX and 48SX. 2. IRT X: L5, CRF 1 Bit (default) nIRT X: L5, CRF1 Bit SMSC DS – LPC47M112 min Parameter typ 1 ...
Page 198
... M odu lated Out put " Off" Note IRRX CRF 1 Bit IRRX CRF 1 Bit (de fault) M IRRX, nMI RRX are the mod ulate d ou tpu ts FIGURE 27 - AMPLITUDE SHIFT KEYED IR RECEIVE TIMING SMSC DS – LPC47M112 ramet er ...
Page 199
... M odu lated Outp ut " Off" Note IRTX : L5 , CRF 1 Bit (def ault) nI RTX CRF1 Bit MIRTX, nM IRTX a re the mod ulate d ou tpu ts FIGURE 28 - AMPLITUDE SHIFT KEYED IR TRANSMIT TIMING SMSC DS – LPC47M112 ramet er min ...
Page 200
... Serial Port Data Bit Time Note 1/Baud Rate. The Baud Rate is programmed through the divisor latch registers. Baud Rates have BR percentage errors indicated in the “Baud Rate” table in the “Serial Port” section. SMSC DS – LPC47M112 t1 FIGURE 29 – SETUP AND HOLD TIME MIN 7 ...