MT8885 Mitel Networks Corporation, MT8885 Datasheet

no-image

MT8885

Manufacturer Part Number
MT8885
Description
Integrated DTMFTransceiver with Power Down & Adaptive Micro Interface
Manufacturer
Mitel Networks Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT8885AN
Manufacturer:
ZARLINK
Quantity:
20 000
Company:
Part Number:
MT8885AN
Quantity:
112
Part Number:
MT8885AN1
Manufacturer:
ZARLINK
Quantity:
119
Features
Applications
Description
The MT8885 is a monolithic DTMF transceiver with
call progress filter.
technology offering low power consumption and high
reliability.
TONE
OSC1
OSC2
IN+
GS
External power down pin
Central office quality DTMF transmitter/
receiver
Low power consumption
High speed adaptive micro interface
Adjustable guard time
Automatic tone burst mode
Call progress tone detection to -30dBm
DTMF transmitter/receiver power down via
register control
Credit card systems
Paging systems
Repeater systems/mobile radio
Interconnect dialers
Personal computers
IN-
V
+
-
DD
Oscillator
Circuit
Circuit
V
Bias
Tone Burst
Gating Cct.
Ref
Tone
Filter
Dial
V
SS
It is fabricated in CMOS
PWDN
Converters
High Group
Low Group
D/A
Control
Filter
Filter
Control
Logic
Logic
Figure 1 - Functional Block Diagram
ESt
Row and
Counters
Column
Converter
and Code
Algorithm
Digital
Steering
Logic
St/GT
Advance Information
The receiver section is based upon the industry
standard
transmitter
converter for low distortion, high accuracy DTMF
signalling. Internal counters provide a burst mode
such that tone bursts can be transmitted with precise
timing. A call progress filter can be selected allowing
a microprocessor to analyze call progress tones.
The MT8885 utilizes an adaptive micro interface,
which allows the device to be connected to a number
of popular microcontrollers with minimal external
logic. The MT8885 provides enhanced power down
features.
independently
control. A full chip power down pin provides simple
power and control capability.
Transmit Data
Receive Data
Register
Register
Register
Register
Status
Control
Register
MT8885AE
MT8885AN
MT8885AP
Control
A
B
with Power Down & Adaptive
Integrated DTMF Transceiver
MT8870
utilizes
The transmitter and
be
Ordering Information
-40°C to +85°C
powered
DTMF
a
ISSUE 1
switched
Buffer
Control
Data
Interrupt
Bus
24 Pin Plastic DIP
24 Pin SSOP
28 Pin PLCC
Logic
I/O
Micro Interface
receiver
down
capacitor
receiver
MT8885
via
while
D0
D1
D2
D3
IRQ/CP
DS/RD
CS
R/W/WR
RS0
register
May 1995
may
D/A
4-51
the

Related parts for MT8885

MT8885 Summary of contents

Page 1

... Credit card systems • Paging systems • Repeater systems/mobile radio • Interconnect dialers • Personal computers Description The MT8885 is a monolithic DTMF transceiver with call progress filter fabricated in CMOS technology offering low power consumption and high reliability. D/A TONE Converters Tone Burst Control Gating Cct ...

Page 2

... MT8885 IN VDD 2 23 IN- St/ ESt VRef 5 20 VSS D2 19 OSC1 OSC2 PWDN TONE 15 10 IRQ/CP R/W/ DS/ RS0 24 PIN DIP/SSOP Pin Description Pin # Name IN+ Non-inverting op-amp input IN- Inverting op-amp input. ...

Page 3

... DATA pins are held in a high impedance state. Finally, the whole device is put in a power down state when the PWDN pin is asserted. Input Configuration The input arrangement of the MT8885 provides a differential-input operational amplifier as well as a bias source (V ), which is used to bias the inputs at ...

Page 4

... V DD MT8885 determine the V St/GT ESt Guard Time Adjustment The simple steering circuit shown in Figure 5 is adequate for most applications. Component values are chosen according to the following inequalities ...

Page 5

... TSt shown in Figure 6. The receiver timing is shown in Figure 7 with a description of the events in Figure 9. Call Progress Filter A call progress mode, using the MT8885, can be selected allowing the detection of various tones, which identify the progress of a telephone call on the network. input are common, however, call progress tones can only be detected when CP mode has been selected ...

Page 6

... Frequencies which are in the ‘reject’ area will not be detected and consequently the IRQ/CP pin will remain low. DTMF Generator The DTMF transmitter employed in the MT8885 is capable of generating all sixteen standard DTMF tone pairs with low distortion and high accuracy. All frequencies are derived from an external 3.579545 MHz crystal ...

Page 7

... A single tone mode is available whereby individual tones from the low group or high group can be limiting filter is generated. This mode can be used for DTMF test equipment generation and distortion measurements. Refer to Control Register B description for details. the particular MT8885 applications, acknowledgment tone 4-57 ...

Page 8

... H4 Table 2. Actual Frequencies Versus Standard Requirements Distortion Calculations The MT8885 is capable of producing precise tone bursts with minimal error in frequency (see Table 2). The internal summing amplifier is followed by a first- order lowpass switched capacitor filter to minimize harmonic components and intermodulation products. The total harmonic distortion for a single tone can be ...

Page 9

... Q E D0-D3 R/W Figure 12 a) & MT8885 Interface Connections for Various Intel and Motorola Micros The adaptive micro interface provides access to five internal registers. The read-only Receive Data Register contains the decoded output of the last valid DTMF digit received. Data entered into the ...

Page 10

... MT8885 Motorola Intel RS0 R Write to Transmit Data Register Read from Receive Data Register Write to Control Register Read from Status Register Table 3. Internal Register Functions RSEL IRQ CP/DTMF Table 4. CRA Bit Positions ...

Page 11

... Valid data is in the Receive Data Register. Set upon the valid detection of the absence of a DTMF signal. . Table 8 Status Register Description MT8885 STATUS FLAG CLEARED Interrupt is inactive. Cleared after Status Register is read. Cleared after Status Register is read or when in non-burst mode. Cleared after Status Register is read ...

Page 12

... DS/RD R/W/WR RS0 CS * Microprocessor based systems can inject undesirable noise into the supply rails. The performance of the MT8885 can be optimized by keeping noise on the supply rails to a minimum. The decoupling capacitor (C3) should be connected close to the device and ground loops should be avoided. Advance Information V DD ...

Page 13

... RS0 R Figure 14 - Application Notes MT8885 Data ...

Page 14

... MT8885 Absolute Maximum Ratings Parameter 1 Power supply voltage Voltage on any pin 3 Current at any pin (Except Storage temperature 5 Package power dissipation * Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Recommended Operating Conditions - Parameter ...

Page 15

... Allowable capacitive load (GS) 10 Allowable resistive load (GS) 11 Common mode range ‡ Typical figures are at 25°C and for design aid only: not guaranteed and not subject to production testing. MT8885 AC Electrical Characteristics Characteristics Valid input signal levels R 1 (each tone of composite ...

Page 16

... MT8885 AC Electrical Characteristics Characteristics 1 Accept Bandwidth 2 Lower freq. (REJECT) 3 Upper freq. (REJECT) 4 Call progress tone detect level (total power) † Characteristics are over recommended operating conditions unless otherwise stated ‡ Typical figures are at 25°C, V =5V, and for design aid only: not guaranteed and not subject to production testing ...

Page 17

... DHW CSS t 40 CSH OUT t CYC Figure 15 - DS/RD/WR Clock Pulse MT8885 ), unless otherwise stated. SS Max Units Conditions MHz Figure 15 ns Figure 15 ns Figure 15 ns Figure Figure 15 ns Figures 16 & Figures 16 & Figures ...

Page 18

... MT8885 DS Q clk* A0-A15 (RS0) R/W(read) Read Data (D3-D0) R/W (write) Write data (D3-D0 Q).Addr [MC6809 VMA.Addr [MC6800, MC6802] *microprocessor pin Figure 16 - MC6800/MC6802/MC6809 Timing Diagram t is from data to DS falling edge; t DSW CSH DS R/W Read AD3-AD0 (RS0, D0-D3) Write AD3-AD0 (RS0-D0-D3) Addr * non-mux AS.Addr ...

Page 19

... AS P0* A0-A7 (RS0, D0-D3 (Addr ALE.Addr * microprocessor pins Figure 18 - 8031/8051/8085 Read Timing Diagram ALE P0* (RS0, D0-D3 (Addr ALE.Addr * microprocessor pins Figure 19 - 8031/8051/8085 Write Timing Diagram t CSS t t DDR AH A8-A15 Address t CSH t CSS t DSW t AH A0-A7 Data A8-A15 Address t CSH MT8885 t DHR Data t DHW 4-69 ...

Page 20

... MT8885 NOTES: 4-70 Advance Information ...

Related keywords