MC13155 Motorola, MC13155 Datasheet - Page 10

no-image

MC13155

Manufacturer Part Number
MC13155
Description
WIDEBAND FM IF
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC13155D
Manufacturer:
ON
Quantity:
5 510
Part Number:
MC13155D
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC13155DR2
Manufacturer:
FREESCALE
Quantity:
20 000
DC Biasing Considerations
(Pins 3 and 6) and two V EE connections (Pins 14 and 11).
V EE 1 (Pin 14) is connected internally to the IF and RSSI
circuits’ negative supply bus while V EE 2 (Pin 11) is connected
internally to the quadrature detector’s negative bus. Under
positive ground operation, this unique configuration offers the
ability to bias the RSSI and IF separately from the quadrature
detector. When two ICs are cascaded as shown in the 70
MHz application circuit and provided by the PCB (see
Figures 17 and 18), the first MC13155 is used without biasing
its quadrature detector, thereby saving approximately 3.0
mA. A total current of 7.0 mA is used to fully bias each IC,
thus the total current in the application circuit is
approximately 11 mA. Both V CC pins are biased by the same
supply. V CC 1 (Pin 3) is connected internally to the positive
bus of the first half of the IF limiting amplifier, while V CC 2 is
internally connected to the positive bus of the RSSI, the
quadrature detector circuit, and the second half of the IF
limiting amplifier (see Figure 15). This distribution of the V CC
enhances the stability of the IC.
RSSI Circuitry
dynamic range and its output voltage swing is adjusted by
Cascading Stages
cascading is easily achieved by AC coupling stage to stage.
In the evaluation PCB, AC coupling is shown, however,
interstage filtering may be desirable in some applications. In
which case, the S–parameters provide a means to implement
a low loss interstage match and better receiver sensitivity.
when cascading the ICs, it is necessary to provide at least
10 dB of interstage loss. Figure 12 shows the RSSI response
with and without interstage loss. A 15 dB resistive attenuator
is an inexpensive way to linearize the RSSI response. This
has its drawbacks since it is a wideband noise source that is
dependent upon the source and load impedance and the
amount of attenuation that it provides. A better, although
more costly, solution would be a bandpass filter designed to
the desired center frequency and bandpass response while
carefully selecting the insertion loss. A network topology
10
The DC biasing scheme utilizes two V CC connections
The RSSI circuitry provides typically 35 dB of linear
The limiting IF output is pinned–out differentially,
Where a linear response of the RSSI output is desired
Input
Input
Level:
IF
(Insertion Loss)
– 45 dBm
1.26 mVrms
– 25 dB
Filter
Saw
Block Diagram of 70 MHz Video Receiver Application Circuit
(Insertion Loss)
Transformer
– 70 dBm
71 Vrms
2.0 dB
1:4
– 72 dBm
57 Vrms
16
1
MC13155
MC13155
40 dB Gain
– 32 dBm
57 Vrms
selection of the resistor from Pin 12 to V EE . The RSSI slope
is typically 2.1 A/dB ; thus, for a dynamic range of 35 dB, the
current output is approximately 74 A. A 47 k resistor will
yield an RSSI output voltage swing of 3.5 Vdc. The RSSI
buffer output at Pin 13 is an emitter–follower and needs an
external emitter resistor of 10 k to V EE .
Figure 16), only one of the RSSI Buffer outputs (Pin 13) is
used; the RSSI outputs (Pin 12 of each IC) are tied together
and the one closest to the V EE supply trace is decoupled to
V CC ground. The two pins are connected to V EE through a 47
k resistor. This resistor sources a RSSI current which is
proportional to the signal level at the IF input; typically,
1.0 mVrms (– 47 dBm) is required to place the MC13155 into
limiting. The measured RSSI output voltage response of the
application circuit is shown in Figure 12. Since the RSSI
current output is dependent upon the input signal level at the
IF input, a careful accounting of filter losses, matching and
other losses and gains must be made in the entire receiver
system. In the block diagram of the application circuit shown
below, an accounting of the signal levels at points throughout
the system shows how the RSSI response in Figure 12 is
justified.
shown below may be used to provide a bandpass response
with the desired insertion loss.
In a cascaded configuration (see circuit application in
10
10
7
7
– 47 dBm
1.0 mVrms
(Attenuator)
–15 dB
0.22
MOTOROLA ANALOG IC DEVICE DATA
Network Topology
16
1
Minimum Input to Acquire
Limiting in MC13155
40 dB Gain
MC13155
1.0n
1.0n
16
1

Related parts for MC13155