MC14515B

Manufacturer Part NumberMC14515B
Description(MC14514B / MC14515B) 4-Bit Transparent Latch/4-to-16 Line Decoder
ManufacturerON Semiconductor
MC14515B datasheet
 


1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
Page 1/12

Download datasheet (128Kb)Embed
Next
The MC14514B and MC14515B are two output options of a 4 to 16
line decoder with latched inputs. The MC14514B (output active high
option) presents a logical “1” at the selected output, whereas the
MC14515B (output active low option) presents a logical “0” at the
selected output. The latches are R–S type flip–flops which hold the
last input data presented prior to the strobe transition from “1” to “0”.
These high and low options of a 4–bit latch/4 to 16 line decoder are
constructed with N–channel and P–channel enhancement mode
devices in a single monolithic structure. The latches are R–S type
flip–flops and data is admitted upon a signal incident at the strobe
input, decoded, and presented at the output.
These complementary circuits find primary use in decoding
applications where low power dissipation and/or high noise immunity
is desired.
Supply Voltage Range = 3.0 Vdc to 18 Vdc
Capable of Driving Two Low–power TTL Loads or One Low–power
Schottky TTL Load Over the Rated Temperature Range
MAXIMUM RATINGS
(Voltages Referenced to V
Symbol
Parameter
V
DC Supply Voltage Range
DD
V
, V
Input or Output Voltage Range
in
out
(DC or Transient)
I
, I
Input or Output Current
in
out
(DC or Transient) per Pin
P
Power Dissipation,
D
per Package (Note 2.)
T
Ambient Temperature Range
A
T
Storage Temperature Range
stg
T
Lead Temperature
L
(8–Second Soldering)
1. Maximum Ratings are those values beyond which damage to the device
may occur.
2. Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high
static voltages or electric fields. However, precautions must be taken to avoid
applications of any voltage higher than maximum rated voltages to this
high–impedance circuit. For proper operation, V
v (V
) v V
to the range V
or V
SS
in
out
DD
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,
either V
or V
). Unused outputs must be left open.
SS
DD
Semiconductor Components Industries, LLC, 2000
www.DataSheet4U.com
August, 2000 – Rev. 4
www.DataSheet4U.com
) (Note 1.)
SS
Value
Unit
–0.5 to +18.0
V
–0.5 to V
+ 0.5
V
DD
10
mA
500
mW
–55 to +125
C
–65 to +150
C
260
C
and V
should be constrained
in
out
.
1
http://onsemi.com
MARKING
DIAGRAMS
24
PDIP–24
MC145xxBCP
P SUFFIX
AWLYYWW
CASE 709
1
24
SOIC–24
145xxB
DW SUFFIX
AWLYYWW
CASE 751E
1
xx
= Specific Device Code
A
= Assembly Location
WL, L
= Wafer Lot
YY, Y
= Year
WW, W
= Work Week
ORDERING INFORMATION
Device
Package
Shipping
MC14514BCP
PDIP–24
15/Rail
MC14514BDW
SOIC–24
30/Rail
MC14514BDWR2
SOIC–24
1000/Tape & Reel
MC14515BCP
PDIP–24
15/Rail
MC14515BDW
SOIC–24
30/Rail
MC14515BDWR2
SOIC–24
1000/Tape & Reel
www.DataSheet4U.com
Publication Order Number:
MC14514B/D

MC14515B Summary of contents

  • Page 1

    ... The MC14514B and MC14515B are two output options line decoder with latched inputs. The MC14514B (output active high option) presents a logical “1” at the selected output, whereas the MC14515B (output active low option) presents a logical “0” at the selected output. The latches are R–S type flip–flops which hold the last input data presented prior to the strobe transition from “ ...

  • Page 2

    ... MC14514B, MC14515B PIN ASSIGNMENT DECODE TRUTH TABLE (Strobe = 1)* Selected Output Data Inputs MC14514 = Logic “1” Inhibit MC14515 = Logic “0” ...

  • Page 3

    ... The formulas given are for the typical characteristics only at 25_C calculate total supply current at loads other than 50 pF (50 pF where (per package pF MC14514B, MC14515B (Voltages Referenced – 55_C Min Max Min Vdc Symbol V 5.0 — ...

  • Page 4

    ... For MC14515B 1. For P–channel: Inhibit = V 2. For N–channel: Inhibit = V 2. and D1–D4 constitute binary 2. code for “output under test.” Unit ...

  • Page 5

    ... MC14514B, MC14515B Figure 2. Dynamic Power Dissipation Test Circuit and Waveform Figure 3. Switching Time Test Circuit and Waveforms http://onsemi.com 5 ...

  • Page 6

    LOGIC DIAGRAM ...

  • Page 7

    ... In addition to a choice of input registers, 1 thru 16, the rate of transfer of the sequential information can also be varied. That is, if the MC14512 were addressed at a rate that is eight MC14514B, MC14515B COMPLEX DATA ROUTING times faster then the shift frequency of the input registers, the most significant bit (MSB) from each register could be selected for transfer to the data bus ...

  • Page 8

    ... MC14514B, MC14515B PACKAGE DIMENSIONS PDIP–24 P SUFFIX PLASTIC DIP PACKAGE CASE 709–02 ISSUE http://onsemi.com ...

  • Page 9

    ... D 24X –T– G 22X MC14514B, MC14515B PACKAGE DIMENSIONS SOIC–24 DW SUFFIX PLASTIC SOIC PACKAGE CASE 751E–04 ISSUE E –B– P 12X http://onsemi.com ...

  • Page 10

    ... Notes MC14514B, MC14515B http://onsemi.com 10 ...

  • Page 11

    ... Notes MC14514B, MC14515B http://onsemi.com 11 ...

  • Page 12

    ... English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781 *Available from Germany, France, Italy, UK MC14514B, MC14515B CENTRAL/SOUTH AMERICA: Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor – ...