ISL6551AB-T Intersil Corporation, ISL6551AB-T Datasheet
ISL6551AB-T
Related parts for ISL6551AB-T
ISL6551AB-T Summary of contents
Page 1
... TEMP RANGE NUMBER ISL6551IB ISL6551IB-T ISL6551IR ISL6551IR-T ISL6551AB ISL6551AB-T ISL6551EVAL1 Evaluation Platform (ISL6551IR only) CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 321-724-7143 Intersil (and design registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2003. All Rights Reserved. ...
Page 2
Pinouts 28 PIN WIDE BODY (SOIC) TOP VIEW 1 VSS R_RESDLY 5 R_RA 6 ISENSE 7 PKILIM 8 BGREF 9 R_LEB 10 CS_COMP 11 CSS 12 EANI 13 EAI 14 EAO Functional Pin Description PACKAGE ...
Page 3
Functional Block Diagram BANDGAP REFERENCE BGREF 8 7 PKILIM R_LEB 9 RESODLY RESODLY R_RESDLY 4 ISENSE 6 RAMP RAMP ADJUST ADJUST R_RA CLOCK GENERATOR 3 RD ERROR AMP (See Fig. 4) EAO 14 13 EAI DC OK ...
Page 4
... Machine Model (Per EIAJ ED-4701 Method C-111 .250V Recommended Operating Conditions Ambient Temperature Range ISL6551IB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 ISL6551AB -40 Supply Voltage Range, VDD . . . . . . . . . . . . . . . . . . . 10.8V to 13.2V Supply Voltage Range, VDDP1 & VDDP2 <13.2V Maximum Operating Junction Temperature .125 CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied ...
Page 5
... Cycle-by-Cycle Current Limit Vclamp (ISL6551AB) DRIVERS (UPPER1, UPPER2, LOWER1, LOWER2) Maximum Capacitive Load (each) Turn On Rise Time (ISL6551IB) Turn On Rise Time (ISL6551AB) Turn Off Fall Time (ISL6551IB) Turn Off Fall Time (ISL6551AB) Shutdown Delay (Note 4) Rising Edge Delay (Note 4) Falling Edge Delay (Note 4) ...
Page 6
... Electrical Specifications These specifications apply for VDD = VDDP = 12V and T (ISL6551AB), Unless Otherwise Stated (Continued) PARAMETER SYMBOL Vsat_sourcing Vsat_high Vsat_sinking (ISL6551IB) Vsat_low Vsat_sinking (ISL6551AB) Vsat_low SYNCHRONOUS SIGNALS (SYNC1, SYNC2) Maximum capacitive load (each) PROGRAMMABLE DELAYS (RESDLY, LEB) (Note 4) Resonant Delay Adjust Range ...
Page 7
... Electrical Specifications These specifications apply for VDD = VDDP = 12V and T (ISL6551AB), Unless Otherwise Stated (Continued) PARAMETER SYMBOL Transient Rejection (Note 4) NOTE: 4. Guaranteed by design. Not 100% tested in production. Drive Signals Timing Diagrams CLOCK UPPER1 UPPER2 SYNC1 SYNC2 LOWER1 I LOWER1 LOWER2 I LOWER2 RAMP ADJUST ...
Page 8
PWM comparator, implementing the blanking function that eliminates response degrading delays which would be caused if filtering of the current feedback was incorporated. The dead time (T3 and T5) is the delay to turn ...
Page 9
Block/Pin Functional Descriptions Detailed descriptions of each individual block in the functional block diagram on page 3 are included in this section. Application information and design considerations for each pin and/or each block are also included. • IC Bias Power ...
Page 10
2,500 o 120 C 2,000 1,500 1,000 500 0 10 100 1,000 CT (pF) RECOMMENDED RANGE FIGURE 2. CT vs. FREQUENCY - Note that the capacitance of a scope probe (~12pF for single ...
Page 11
Per Equation 3, the clamping voltage is a function of the charge current Iss. For a more predictable clamping voltage, the CSS pin can be connected to a reference- based clamp circuit as shown in Figure 5. To make ...
Page 12
R_RESDLY (kΩ) FIGURE 7. R_RESDLY vs. RESDLY • Leading Edge Blanking (R_LEB current mode control, the sensed switch (FET) current is processed ...
Page 13
Ramp Adjust (R_RA, ISENSE) - The ramp adjust block adds an offset component (200mV) and a slope adjust component to the ISENSE signal before processing it at the PWM Logic block, as shown in Figure 9. This ensures that ...
Page 14
Power Good (DCOK) - DCOK pin is an open drain output capable of sinking 5mA low when the output voltage is within the UVOV window. The static regulation limit is ± the 5% is the dynamic regulation ...
Page 15
Additional Applications Information Table 1 highlights parameter setting for the ISL6551. Designers can use this table as a design checklist. For TABLE 1. PARAMETER SETTING HIGHLIGHTS/CHECKLIST VDD = 12V at room temperature, unless otherwise stated. PARAMETER PIN NAME Frequency Dead ...
Page 16
Figure 13 shows the block diagram of a power supply system employing the ISL6551 full bridge controller. The ISL6551 not only is a full bridge PWM controller but also can be used as a push-pull PWM controller. Users can design ...
Page 17
System Blocks Chart Input Filters FIGURE 13A. GENERAL FIGURE 13B. EMI General - Input capacitors are required to absorb the power switch (FET) pulsating currents. EMI - For good EMI performance, the ...
Page 18
Feedback EAI VOPOUT FIGURE 16A. SECONDARY CONTROL VREF = 5V VOPOUT IL207 TL431 FIGURE 16B. PRIMARY CONTROL Secondary Control - In secondary side control systems, only a few resistors and capacitors are required to complete the feedback loop. Primary Control ...
Page 19
Main Transformers P– S– FIGURE 18A. FULL BRIDGE AND CURRENT DOUBLER P– S– FIGURE 18B. CONVENTIONAL FULL BRIDGE P1– CURRENT_SEN_P S– P2– FIGURE 18C. PUSH-PULL AND CURRENT ...
Page 20
Output Filter L OUT S+ S– FIGURE 20A. CURRENT DOUBLER FILTER L OUT V F OUT F CLOCK FIGURE 20B. CONVENTIONAL FILTER Current Doubler Filter - Two inductors are needed, but they can be integrated and coupled into one core. ...
Page 21
Primary FET Drivers (1) PUSH-PULL DRIVERS LOWER1 LOWER2 FIGURE 23A. PUSH-PULL MEDIUM CURRENT DRIVERS Push-Pull Medium Current Drivers - Upper drivers are not used. No external drivers are required. Secondary control. Operate at the switching frequency. Push-Pull High Current Drivers ...
Page 22
FULL BRIDGE DRIVERS UPPER1 UPPER2 LOWER1 LOWER2 FIGURE 24A. FULL BRIDGE HIGH CURRENT DRIVERS Full Bridge High Current Drivers - External high current drivers are required and less power is dissipated in the ISL6551 controller. Secondary control. Operate at ...
Page 23
Simplified Typical Application Schematics SB+12V UPPER1 UPPER2 LOWER1 LOWER2 SA+12V + OUT - PGND UPPER1 UPPER2 LOWER1 LOWER2 SYNC1 SYNC2 LED SHARE BUS 200W TELECOMMUNICATION POWER SUPPLY (SEE AN1002 FOR DETAILS) SB+48V VDD LO HB VSS ...
Page 24
Small Outline Plastic Packages (SOIC) N INDEX 0.25(0.010) H AREA E - SEATING PLANE - -C- α µ 0.10(0.004) 0.25(0.010 NOTES: 1. Symbols are defined in ...
Page 25
... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...