SC2615 Semtech, SC2615 Datasheet

no-image

SC2615

Manufacturer Part Number
SC2615
Description
Complete DDR Power Solution
Manufacturer
Semtech
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC2615
Manufacturer:
SC
Quantity:
20 000
Part Number:
SC2615MLTR
Manufacturer:
NXP
Quantity:
1 483
Part Number:
SC2615MLTRT
Manufacturer:
HYUNDAI
Quantity:
20
Part Number:
SC2615MLTRT
Manufacturer:
SEMTECH/美国升特
Quantity:
20 000
The SC2615 is a fully integrated, Three in One, Linear
DDR power solution providing power for the VDDQ and
the VTT rails. The SC2615 completely adheres to the
ACPI sleep state power requirements per Intel
motherboard specifications. A linear regulator controller
provides the high current of the VDDQ during S0, via an
external Power MOSFET, while an internal 1.8A (min) sink/
source regulator supplies the termination voltage.
VDDQ power during S3, capable of sourcing 650 mA.
The SC2615 uses Intel
which is also used to drive the external Blocking MOSFET.
Additional logic, two UVLOs and three thermal shutdown
circuits assure reliability of this single chip DDR power
solution. A Power Good Output indicates the rails are in
regulation.
A Soft Start/Enable pin assures proper startup and allows
external shutdown control. The MLP package provides
excellent thermal impedance while keeping a small
footprint.
POWER MANAGEMENT
Description
Revision 2, April 2003
In addition to these two blocks, an Internal LDO provides
Typical Application Circuit
5V STBY
BF_CUT
PWRGD
12V
5V
0.1uF
1uF
R
BF_CUT
PWRGD
defined Latched BF_CUT signal
16
11
10
18
17
12
4
3
2
12VCC
5VSBY
BF_CUT
PGOOD
SS/EN
NC
AGND
LGND
VTTSNS
SC2615
VDDQSTBY
Linear
Linear
Linear
Linear
VDDQIN
3.3VCC
VTT
VTT
NC
NC
TG
FB
R
9
15
14
13
7
8
1
6
5
1
Features
Applications
Cin
Single chip solution adheres to ACPI sleep state
requirements using BF_CUT
UVLO on 3.3V and 12V
Internal S3 state LDO for VDDQ supplies 650 mA
Dual thermal shutdown
Fast transient response
Internal VTT regulator Sinks and Sources 1.8A
(Min)
Power good output
18 pin MLP package
DDR power solution for Intel
applications
High speed data line termination
Graphic cards
Disk drives
Complete DDR Power Solution
VTT
Cout
www.DataSheet4U.com
R
motherboard
www.semtech.com
SC2615
VDDQ

Related parts for SC2615

SC2615 Summary of contents

Page 1

... POWER MANAGEMENT Description The SC2615 is a fully integrated, Three in One, Linear DDR power solution providing power for the VDDQ and the VTT rails. The SC2615 completely adheres to the ACPI sleep state power requirements per Intel motherboard specifications. A linear regulator controller provides the high current of the VDDQ during S0, via an external Power MOSFET, while an internal 1 ...

Page 2

... SC2615 www.DataSheet4U.com ± ± ...

Page 3

... < ° SC2615 www.DataSheet4U.com µ ...

Page 4

... SC2615 www.DataSheet4U.com ...

Page 5

... POWER MANAGEMENT Block Diagram 2003 Semtech Corp. www.DataSheet4U.com 5 SC2615 www.semtech.com ...

Page 6

... POWER MANAGEMENT Timing Diagram 2003 Semtech Corp. www.DataSheet4U.com 6 SC2615 www.semtech.com ...

Page 7

... VDDQ regulator. Reset/restart The SS/EN pin must be pulled low and high again to restart the SC2615. This can be achieved by cycling the input supplies, 3.3VCC/12VCC. There is a 50mV Hysteresis on the UVLO threshold. When the rails are near the UVLO thresholds possible for noise to trigger the UVLO ...

Page 8

... UVLO thresholds. Thermal Shutdown There are three independent Thermal Shutdown protection circuits in the SC2615, the VDDQ linear regulator the VTT source regulator, and the VTT sink regulator. If any of the three regulators’ temperature rises above the threshold, that regulator will turn off independently, until the temperature falls below the thermal shutdown limit ...

Page 9

... POWER MANAGEMENT Typical Characteristics SC2615 DDR controller’s timing : BF_CUT generated from S3 and P_OK Ch1: S3 signal to Silverbox Ch2: Power_OK from Silverbox Ch3: BF_CUT(NOT)=S3.AND.P_OK Ch4: SS/EN SC2615 DDR controller’s timing : VDDQ and VTT vs. BF_CUT Ch1: BF_CUT (NOT) Ch2: VDDQ with 2.5V offset, @ 650mA 2003 Semtech Corp ...

Page 10

... POWER MANAGEMENT Typical Characteristics (Cont.) SC2615 DDR controller’s timing : Power Good vs. SS/EN pin Ch1: BF_CUT (NOT) Ch2: VDDQ with 2.5V offset, @ 650mA Ch3: VTT @ 650 mA Ch4: PGOOD output 2003 Semtech Corp. 10 SC2615 www.DataSheet4U.com www.semtech.com ...

Page 11

... MLP terminal and the PCB land metalization.) The proposed stencil designs enables out- gassing of the solder paste during reflow as well as controlling the finished solder thickness. 11 SC2615 www.DataSheet4U.com www.semtech.com ...

Page 12

... POWER MANAGEMENT Outline Drawing - MLP-18 2003 Semtech Corp. 12 SC2615 www.DataSheet4U.com www.semtech.com ...

Page 13

... POWER MANAGEMENT Land Pattern - MLP-18 Contact Information Phone: (805)498-2111 FAX (805)498-3804 2003 Semtech Corp. Semtech Corporation Power Management Products Division 200 Flynn Road, Camarillo, CA 93012 13 SC2615 www.DataSheet4U.com www.semtech.com ...

Related keywords